Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 3
      ST202606301857
      ST202606301857 50 Points
    • 4
      EnthuEDA
      EnthuEDA 41 Points
    • 5
      oAwad
      oAwad 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Subclass copy

    Category: PCB Design

    By purikku22

    •

    updated over 15 years ago by purikku22

    4 replies • 15516 views
  • Discussion

    How to modify or manipulate bBox in layout (Virtuoso, IC 5141 USR4)

    Category: Custom IC SKILL

    By Dennis Faber

    •

    updated over 15 years ago by RonSill

    12 replies • 32683 views
  • Discussion

    cross cover issue ?

    Category: Functional Verification

    By Ashish Goel

    •

    started over 15 years ago

    0 replies • 14327 views
  • Discussion

    RTL Compiler: How to locate registers with unconnected reset port

    Category: Logic Design

    By hnfq

    •

    updated over 15 years ago by hnfq

    2 replies • 15928 views
  • Discussion

    Automatic Router Problem- PCB Editor v16.2

    Category: PCB Design

    By comet

    •

    started over 15 years ago

    0 replies • 447 views
  • Discussion

    About Constraint area in Allegro-16

    Category: PCB Design

    By Raam

    •

    updated over 15 years ago by purikku22

    9 replies • 19020 views
  • Discussion

    use of Layer Mapping

    Category: PCB Design

    By jean1125

    •

    updated over 15 years ago by jean1125

    2 replies • 15306 views
  • Discussion

    Adding a footprint manually to PCB

    Category: PCB Design

    By themaccabee

    •

    updated over 15 years ago by Ejlersen

    1 replies • 13917 views
  • Discussion

    How i could divide the FPGA to multiple sections

    Category: PCB Design

    By Mohad

    •

    updated over 15 years ago by Ejlersen

    3 replies • 14395 views
  • Discussion

    .dll file

    Category: PCB Design

    By rwetz

    •

    updated over 15 years ago by Ejlersen

    7 replies • 23176 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information