• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 71 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 65 Points
    • 3
      oAwad
      oAwad 40 Points
    • 4
      LogicNet
      LogicNet 36 Points
    • 5
      steve
      steve 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,899 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    SEC RTL vs Gatelevel

    Category: Functional Verification

    By Linux

    •

    updated over 5 years ago by ckomar

    1 replies • 12813 views
  • Discussion

    Question about DC convergence error in sweep simulation.

    Category: RF Design

    By dskang

    •

    updated over 5 years ago by FormerMember

    12 replies • 23201 views
  • Discussion

    How can I get tabular data of I-V current

    Category: Custom IC Design

    By yysunj

    •

    updated over 5 years ago by Andrew Beckett

    1 replies • 11851 views
  • Discussion

    What is the meaning of "Cell Utlilization"?

    Category: Digital Implementation

    By iamPSS

    •

    updated over 5 years ago by Dimo M

    1 replies • 8408 views
  • Discussion

    real-time tuning simulation with transient

    Category: Custom IC Design

    By threepwood06

    •

    updated over 5 years ago by threepwood06

    8 replies • 16475 views
  • Discussion

    SpectreMDL sensitivity analysis

    Category: Custom IC Design

    By mihaiciortuz

    •

    updated over 5 years ago by mihaiciortuz

    8 replies • 17336 views
  • Not Answered

    OrCAD Capture - Edit net aliases

    Category: Allegro X Capture CIS

    By Fredda

    •

    updated over 5 years ago by Fredda

    2 replies • 4972 views
  • Discussion

    Update global variables from active setup to run plan

    Category: Custom IC Design

    By rod1

    •

    updated over 5 years ago by rod1

    3 replies • 14567 views
  • Discussion

    About OrCAD DFM Checker license of current version (17.4)

    Category: PCB Design

    By ichliebedich

    •

    started over 5 years ago

    0 replies • 11142 views
  • Discussion

    What is the corresponding skill code for the layout XL function: update layout parameter

    Category: Custom IC SKILL

    By wenckey

    •

    updated over 5 years ago by wenckey

    3 replies • 13122 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information