Custom IC Design

Latest Posts

Discussion

Phase Delay in virtuoso

Category: Custom IC Design

By kenambo

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 17430 views
Discussion

A stochastic model in Verilog A for Monte Carlo simulation

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 11 years ago by UUinfini

29 replies • 37114 views
Discussion

Simulator Inaccuracy?

Category: Custom IC Design

By MTP3

$usertype
•
updated over 11 years ago by MTP3

1 replies • 13547 views
Discussion

Transient Simulation 1/f noise

Category: Custom IC Design

By kangjh7

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 3010 views
Discussion

Layout toolbox will not start with new techfile

Category: Custom IC Design

By slbecker

$usertype
•
updated over 11 years ago by Quek

3 replies • 15220 views
Discussion

Changes to option form do not take effect immediately - Virtuoso

Category: Custom IC Design

By mikewu216

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 1089 views
Discussion

Parameterizing a Parameterized symbol

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14635 views
Discussion

Error while doing Calibre PEX

Category: Custom IC Design

By narendra046

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 20643 views
Discussion

Stream out to ascii dump file supported in Virtuoso 6.1.5?

Category: Custom IC Design

By layoutBoy

$usertype
•
updated over 11 years ago by layoutBoy

2 replies • 15023 views
Discussion

import a GDS file into virtuoso

Category: Custom IC Design

By Graphene1

$usertype
•
updated over 11 years ago by Andrew Beckett

19 replies • 44704 views
Discussion

Plotting device parameters from a PSS simulation

Category: Custom IC Design

By Desgn

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14187 views
Discussion

Netlist procedure

Category: Custom IC Design

By pdda

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 16736 views
Discussion

[Spectre] Multiple spectre instances compiling Ahdl behavioral components

Category: Custom IC Design

By fgarcia

$usertype
•
updated over 11 years ago by Frank Wiedmann

4 replies • 15693 views
Discussion

Random DC voltage source generation

Category: Custom IC Design

By Tanvir100

$usertype
•
updated over 11 years ago by Frank Wiedmann

3 replies • 18016 views
Discussion

Accessing C code generated from veriloga compile

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13884 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.