Custom IC Design

Latest Posts

Discussion

Why doing overunder without GROW increases HPN/FPN values?

Category: Custom IC Design

By dummyfill

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 1220 views
Discussion

how to overwrite veriloga code in cadence

Category: Custom IC Design

By black tea

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14273 views
Discussion

Monte Carlo simulation for device mismatch

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

18 replies • 28998 views
Discussion

pnoise broken?

Category: Custom IC Design

By itos

$usertype
•
started over 9 years ago

0 replies • 13036 views
Discussion

Defining a VerilogA function in C-code referring to several shared libraries

Category: Custom IC Design

By Herge

$usertype
•
updated over 9 years ago by Herge

1 replies • 13605 views
Discussion

Large Scale Simulation

Category: Custom IC Design

By HS88

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13523 views
Discussion

SFDR in Cadence

Category: Custom IC Design

By black tea

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14213 views
Discussion

Some parameters not appearing in "vsin" source from AnalogLib

Category: Custom IC Design

By jdp721

$usertype
•
updated over 9 years ago by jdp721

2 replies • 3029 views
Discussion

Is NeoCell a standalone product? Can it exist without Virtuoso?

Category: Custom IC Design

By Anonymous

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13804 views
Discussion

Loading corner sim results for sims run using Ocean script for Cadence IC 6.1.6

Category: Custom IC Design

By ag2888

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14245 views
Discussion

Large signal SNR with transient noise analysis

Category: Custom IC Design

By JoHi

$usertype
•
updated over 9 years ago by JoHi

3 replies • 15369 views
Discussion

Run RCX Problems

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13877 views
Discussion

Verilog-A 2**integer yields wrong value

Category: Custom IC Design

By AlbertoGS

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 3893 views
Discussion

ADE-XL: How to force individual result directories for each Monte Carlo point?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 9 years ago by Andrew Beckett

24 replies • 28329 views
Discussion

What is the difference between Id and Ids notation in result browser

Category: Custom IC Design

By syafiq

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 18253 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.