• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Assura - directing the output

    Category: Custom IC Design

    By J Wilwert

    $usertype

    •

    updated over 15 years ago by Quek

    3 replies • 1389 views
  • Discussion

    Spectre stability analysis

    Category: Custom IC Design

    By wighou

    $usertype

    •

    updated over 15 years ago by wighou

    2 replies • 20758 views
  • Discussion

    Switching between simulations

    Category: Custom IC Design

    By mhgc

    $usertype

    •

    updated over 15 years ago by Quek

    1 replies • 13902 views
  • Discussion

    Net Name conflict in Virtuoso XL (layout vs. schematic)

    Category: Custom IC Design

    By jimstuy

    $usertype

    •

    updated over 15 years ago by Quek

    1 replies • 16949 views
  • Discussion

    LVS errors

    Category: Custom IC Design

    By tester

    $usertype

    •

    updated over 15 years ago by Quek

    3 replies • 14970 views
  • Discussion

    Multiple Model Files

    Category: Custom IC Design

    By Karo

    $usertype

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 15167 views
  • Discussion

    Using Skill to get a list of all possible layout layers

    Category: Custom IC Design

    By J Wilwert

    $usertype

    •

    updated over 15 years ago by J Wilwert

    2 replies • 16323 views
  • Discussion

    creating datasheets with ADE-XL

    Category: Custom IC Design

    By vivkr

    $usertype

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 16894 views
  • Discussion

    running simulations over different corners

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 14528 views
  • Discussion

    Anyone done trim-and-sim with Monte Carlo?

    Category: Custom IC Design

    By swdesigner

    $usertype

    •

    updated over 15 years ago by MarkSummers

    9 replies • 18997 views
  • Discussion

    NLP Expression

    Category: Custom IC Design

    By FORCE

    $usertype

    •

    started over 15 years ago

    0 replies • 14841 views
  • Discussion

    QRC vs. RCX

    Category: Custom IC Design

    By archive

    $usertype

    •

    updated over 15 years ago by Quek

    3 replies • 16387 views
  • Discussion

    assura LVS error

    Category: Custom IC Design

    By tester

    $usertype

    •

    updated over 15 years ago by tester

    2 replies • 14708 views
  • Discussion

    Parasitic extraction query

    Category: Custom IC Design

    By shankarp

    $usertype

    •

    updated over 15 years ago by Quek

    1 replies • 14835 views
  • Discussion

    change the name of a net in virtuoso XL

    Category: Custom IC Design

    By tester

    $usertype

    •

    updated over 15 years ago by tester

    4 replies • 20221 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information