Custom IC Design

Latest Posts

Discussion

Running corners in ADEXL and calculating output expressions

Category: Custom IC Design

By Chevelle70

$usertype
•
started over 10 years ago

0 replies • 14636 views
Discussion

Vth0 definition in scs file

Category: Custom IC Design

By BaaB

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14836 views
Discussion

Can't run virtuoso in IC6.15

Category: Custom IC Design

By pyohayo

$usertype
•
updated over 10 years ago by Quek

6 replies • 4682 views
Discussion

Waiting for available license for Virtuoso(R) Spectre

Category: Custom IC Design

By syafiq

$usertype
•
updated over 10 years ago by syafiq

2 replies • 7163 views
Discussion

creating vias manually for making nsub and psub in 90nm technology

Category: Custom IC Design

By PS90

$usertype
•
updated over 10 years ago by PS90

2 replies • 14321 views
Discussion

QRC stand alone mode.

Category: Custom IC Design

By MadapusiSriniv

$usertype
•
updated over 10 years ago by BCSS

2 replies • 14549 views
Discussion

M1 pins not getting extracted

Category: Custom IC Design

By lavgupta2

$usertype
•
updated over 10 years ago by lavgupta2

4 replies • 15392 views
Discussion

LSSP Simulation with ADE

Category: Custom IC Design

By Juanelin

$usertype
•
updated over 10 years ago by Juanelin

2 replies • 15109 views
Discussion

spp is not working

Category: Custom IC Design

By marklin

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 15998 views
Discussion

Error in Delay Measurement

Category: Custom IC Design

By Thanh Quan

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13535 views
Discussion

'layerHeader in update mode' assura error

Category: Custom IC Design

By loboveena

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 879 views
Discussion

PSS analysis: using variable for beat frequency

Category: Custom IC Design

By frasheed

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 17540 views
Discussion

Post processing the saved signals from a textual netlist

Category: Custom IC Design

By twen

$usertype
•
updated over 10 years ago by twen

1 replies • 14101 views
Discussion

checkSysConf IC6.1.7 and glibc IC617

Category: Custom IC Design

By NimaG

$usertype
•
updated over 10 years ago by skillUser

1 replies • 17014 views
Discussion

saving all nodes warning

Category: Custom IC Design

By PirateKing2008

$usertype
•
updated over 10 years ago by skillUser

1 replies • 13966 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.