Custom IC Design

Latest Posts

Discussion

XL Compliance

Category: Custom IC Design

By LW202409248018

$usertype
•
updated over 1 year ago by LW202409248018

2 replies • 3745 views
Discussion

Simulating Verilog Code with AMS simulator

Category: Custom IC Design

By Doronzzz

$usertype
•
updated over 1 year ago by Andrew Beckett

3 replies • 4713 views
Discussion

Two suppliers for PMOS (and its bulk)

Category: Custom IC Design

By JeyJey

$usertype
•
started over 1 year ago

0 replies • 2987 views
Discussion

Load previous simulation results into ADE explorer

Category: Custom IC Design

By unSkilled

$usertype
•
updated over 1 year ago by JankoK

1 replies • 3891 views
Discussion

Plotting template kept plotting placeholder history instead of current history

Category: Custom IC Design

By HongJian

$usertype
•
updated over 1 year ago by HongJian

2 replies • 3400 views
Discussion

FIles for nmDRC in calibre for gpdk180nm ?

Category: Custom IC Design

By Sameerpy

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3406 views
Discussion

Set Interactive history name to follow the previous test run

Category: Custom IC Design

By HYKen

$usertype
•
updated over 1 year ago by HYKen

2 replies • 4517 views
Discussion

Regarding issue while using Auto Via

Category: Custom IC Design

By skillEater

$usertype
•
updated over 1 year ago by skillEater

2 replies • 3280 views
Discussion

Find the calibrated code in DC before moving to next Test

Category: Custom IC Design

By HongJian

$usertype
•
started over 1 year ago

0 replies • 2918 views
Discussion

Defining custom sigType

Category: Custom IC Design

By mikewu999

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3207 views
Discussion

Cell layout bigger than PR Boundary

Category: Custom IC Design

By MahdiMohammadi

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4562 views
Discussion

copy the layout from one block to another block

Category: Custom IC Design

By rtyuy

$usertype
•
started over 1 year ago

0 replies • 3144 views
Discussion

Background Colors of Pass/Fail/Near in ADE Maestro

Category: Custom IC Design

By LukiLeu

$usertype
•
updated over 1 year ago by Andrew Beckett

3 replies • 1074 views
Discussion

Schematic Editor Minor Grid Dot Size

Category: Custom IC Design

By NR202408276621

$usertype
•
updated over 1 year ago by NR202408276621

2 replies • 3683 views
Discussion

Batch Oasis import problem and Library "refresh" using SKILL code

Category: Custom IC Design

By vtboy51

$usertype
•
updated over 1 year ago by vtboy51

1 replies • 687 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.