Custom IC Design

Latest Posts

Discussion

ADE XL - Message 1612

Category: Custom IC Design

By shayM

$usertype
•
updated over 11 years ago by shayM

2 replies • 2277 views
Discussion

Creating a user defined Voltage source

Category: Custom IC Design

By Debajit B

$usertype
•
updated over 11 years ago by Debajit B

3 replies • 15594 views
Discussion

ocnxlRun never returns as some splits are hung forever

Category: Custom IC Design

By Tajinder

$usertype
•
updated over 11 years ago by Tajinder

3 replies • 14312 views
Discussion

SpiceIn - how to map to a total width from w and m in the CDL

Category: Custom IC Design

By WMACH

$usertype
•
updated over 11 years ago by skillUser

4 replies • 5033 views
Discussion

" *Error* plus: can't handle (nil + nil) " during netlisting in icfb

Category: Custom IC Design

By yayla

$usertype
•
updated over 11 years ago by shila sh

7 replies • 15583 views
Discussion

AMS simulation taking very small step sizes. Help in finding offending connect modules?

Category: Custom IC Design

By Amblikai

$usertype
•
started over 11 years ago

0 replies • 13969 views
Discussion

Issue with DRC - "run is invalid"

Category: Custom IC Design

By apaj

$usertype
•
updated over 11 years ago by Quek

10 replies • 5041 views
Discussion

Extracting generic devices with Assura

Category: Custom IC Design

By PietroUser

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14458 views
Discussion

Abstract Generator : abstract view with just "M1 net layer" => instead of "M1 drawing" and "M1 pin layers"

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

2 replies • 2002 views
Discussion

Assura Layout extract.rul debug

Category: Custom IC Design

By PietroUser

$usertype
•
updated over 11 years ago by PietroUser

2 replies • 14007 views
Discussion

Is there a function in verilogA like "break" in C or C++ ?

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 1704 views
Discussion

Abstract Generator : tech file and origin in LEF file

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

2 replies • 16858 views
Discussion

Pin definition in layout.oa (layer, connectivity) ?

Category: Custom IC Design

By samung

$usertype
•
updated over 11 years ago by samung

2 replies • 17144 views
Discussion

Delay calculation for full adder circuit

Category: Custom IC Design

By KISHORE085

$usertype
•
updated over 11 years ago by KISHORE085

7 replies • 19776 views
Discussion

Virtuoso Editor Tools Menu

Category: Custom IC Design

By Octavian

$usertype
•
updated over 11 years ago by Octavian

2 replies • 14553 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.