• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to get all blocking layers touching a Pcell from inside Pcell code

    Category: Custom IC Design

    By sfiswoo

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 7359 views
  • Discussion

    Override a VerilogA parameters module while in tran Analysis.

    Category: Custom IC Design

    By Omar Ghazal

    $usertype

    •

    started over 3 years ago

    0 replies • 7251 views
  • Discussion

    fix RC corner

    Category: Custom IC Design

    By san2696

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 7614 views
  • Discussion

    Maestro expressions in yellow

    Category: Custom IC Design

    By david73

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8765 views
  • Discussion

    Maximum value achieved

    Category: Custom IC Design

    By ishah

    $usertype

    •

    updated over 3 years ago by ishah

    4 replies • 9043 views
  • Discussion

    Simulation on design series

    Category: Custom IC Design

    By Martinsh

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    4 replies • 7973 views
  • Discussion

    single-sided vs double-sided noise in noise upconversion

    Category: Custom IC Design

    By StanleyChe

    $usertype

    •

    updated over 3 years ago by FormerMember

    3 replies • 9493 views
  • Discussion

    stb analysis after tran -any options required?

    Category: Custom IC Design

    By kenc184

    $usertype

    •

    updated over 3 years ago by kenc184

    2 replies • 2809 views
  • Discussion

    How to see and get rid of design variables attached to cell schematic?

    Category: Custom IC Design

    By StephanWeber

    $usertype

    •

    updated over 3 years ago by StephanWeber

    9 replies • 13226 views
  • Discussion

    Integrate IC618 with FreePDK45

    Category: Custom IC Design

    By xiangumass

    $usertype

    •

    started over 3 years ago

    0 replies • 8396 views
  • Discussion

    DC and STB analysis reuse in larger sweeps

    Category: Custom IC Design

    By jehh

    $usertype

    •

    updated over 3 years ago by jehh

    3 replies • 8330 views
  • Discussion

    Can I set the order for the statistical parameter box in MC histograms?

    Category: Custom IC Design

    By StephanWeber

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 7447 views
  • Discussion

    Error during snapshots launch simulator

    Category: Custom IC Design

    By blossom

    $usertype

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 7952 views
  • Discussion

    while simulating counter i got an error

    Category: Custom IC Design

    By blossom

    $usertype

    •

    updated over 3 years ago by blossom

    4 replies • 8772 views
  • Discussion

    while compiling counter program i got an error

    Category: Custom IC Design

    By blossom

    $usertype

    •

    updated over 3 years ago by blossom

    3 replies • 8350 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information