Custom IC Design

Latest Posts

Discussion

The way a Param shows up on the symbol.

Category: Custom IC Design

By MarkTown

$usertype
•
updated over 13 years ago by MarkTown

4 replies • 13711 views
Discussion

Memory corruption freezing Cadence Virtuoso

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13675 views
Discussion

eye mask option in ADE XL

Category: Custom IC Design

By archive

$usertype
•
started over 13 years ago

0 replies • 12588 views
Discussion

How to calculate the floating gate Capacitors?

Category: Custom IC Design

By Muffassir

$usertype
•
started over 13 years ago

0 replies • 12987 views
Discussion

question about LSW window in IC5141

Category: Custom IC Design

By jimito13

$usertype
•
updated over 13 years ago by jimito13

2 replies • 13235 views
Discussion

How to combine two plots y1=f(v1) & y2=f(v2)

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by Andrew Beckett

11 replies • 7997 views
Discussion

parametric simulation issue

Category: Custom IC Design

By jimito13

$usertype
•
started over 13 years ago

0 replies • 12672 views
Discussion

post layout simulation issues

Category: Custom IC Design

By gnangotzi

$usertype
•
started over 13 years ago

0 replies • 13383 views
Discussion

Why the AWD only plot up to ~20ms

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by SUEE

2 replies • 13129 views
Discussion

Measuring loop gain of 6T SRAM during write operation

Category: Custom IC Design

By Ivan13

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 13947 views
Discussion

How to rename ok button?

Category: Custom IC Design

By bobbygang

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 13468 views
Discussion

Diva extraction error with Digital BlackBox cells ?

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 13 years ago by isazulkc

4 replies • 13515 views
Discussion

How to make a unique name for verilog output?

Category: Custom IC Design

By naderi

$usertype
•
updated over 13 years ago by naderi

4 replies • 15013 views
Discussion

Load previously saved PSF and use Direct Plot - is it possible?

Category: Custom IC Design

By Pedro Paro

$usertype
•
started over 13 years ago

0 replies • 580 views
Discussion

Finding Bus Range conflicts through schematic rules check

Category: Custom IC Design

By markbeck

$usertype
•
updated over 13 years ago by markbeck

2 replies • 14427 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.