Custom IC Design

Latest Posts

Discussion

Failed to initialize incremental netlisting

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 1 year ago by Andrew Beckett

3 replies • 21655 views
Discussion

Not able to start XRUN (Error: No such file or directory)

Category: Custom IC Design

By MT202407295352

$usertype
•
updated over 1 year ago by MT202407295352

2 replies • 4703 views
Discussion

Vector Files as digital stimuli in the AMS simulator

Category: Custom IC Design

By Doronzzz

$usertype
•
started over 1 year ago

0 replies • 3085 views
Discussion

XL Compliance

Category: Custom IC Design

By LW202409248018

$usertype
•
updated over 1 year ago by LW202409248018

2 replies • 3404 views
Discussion

Simulating Verilog Code with AMS simulator

Category: Custom IC Design

By Doronzzz

$usertype
•
updated over 1 year ago by Andrew Beckett

3 replies • 4230 views
Discussion

Two suppliers for PMOS (and its bulk)

Category: Custom IC Design

By JeyJey

$usertype
•
started over 1 year ago

0 replies • 2683 views
Discussion

Load previous simulation results into ADE explorer

Category: Custom IC Design

By unSkilled

$usertype
•
updated over 1 year ago by JankoK

1 replies • 3512 views
Discussion

Plotting template kept plotting placeholder history instead of current history

Category: Custom IC Design

By HongJian

$usertype
•
updated over 1 year ago by HongJian

2 replies • 3080 views
Discussion

FIles for nmDRC in calibre for gpdk180nm ?

Category: Custom IC Design

By Sameerpy

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3056 views
Discussion

Set Interactive history name to follow the previous test run

Category: Custom IC Design

By HYKen

$usertype
•
updated over 1 year ago by HYKen

2 replies • 4007 views
Discussion

Regarding issue while using Auto Via

Category: Custom IC Design

By skillEater

$usertype
•
updated over 1 year ago by skillEater

2 replies • 2967 views
Discussion

Find the calibrated code in DC before moving to next Test

Category: Custom IC Design

By HongJian

$usertype
•
started over 1 year ago

0 replies • 2625 views
Discussion

Defining custom sigType

Category: Custom IC Design

By mikewu999

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 2900 views
Discussion

Cell layout bigger than PR Boundary

Category: Custom IC Design

By MahdiMohammadi

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 4028 views
Discussion

copy the layout from one block to another block

Category: Custom IC Design

By rtyuy

$usertype
•
started over 1 year ago

0 replies • 2822 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.