Custom IC Design

Latest Posts

Discussion

design/global variables import from veilogA

Category: Custom IC Design

By Majco

$usertype
•
started over 2 years ago

0 replies • 822 views
Discussion

Pixelate Custom Curved Polygon According to Grid in Virtuoso Layout Suite L

Category: Custom IC Design

By Herramar

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 7110 views
Discussion

Unexpected capacitor values in the av_extracted view file output?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

6 replies • 7974 views
Discussion

How to compare the before and after extraction values of resistance and capacitance?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

8 replies • 8088 views
Discussion

Title Block cell issue

Category: Custom IC Design

By Larry Allen

$usertype
•
updated over 2 years ago by Andrew Beckett

6 replies • 7068 views
Discussion

Importance of "Enable CellView Check" while filling the quantus assura extraction form?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

2 replies • 1270 views
Discussion

sum of sampled_noise output spectrum, how to access the phase information?

Category: Custom IC Design

By NewScreenName

$usertype
•
updated over 2 years ago by NewScreenName

14 replies • 9429 views
Discussion

ERROR: ADE-5014 in ams simulation

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by sjwprcker

2 replies • 7001 views
Discussion

How to include extracted output in your adexl simulation?

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

6 replies • 8098 views
Discussion

Changing font in "graph summary labels"

Category: Custom IC Design

By rrihak

$usertype
•
started over 2 years ago

0 replies • 706 views
Discussion

Save certain waveform after simulations end while preserving corner order

Category: Custom IC Design

By Zaara

$usertype
•
updated over 2 years ago by ShawnLogan

4 replies • 6952 views
Discussion

Setting default independent variable in ADE Explorer/Assembler

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 1132 views
Discussion

adexl does not run neither multicorner nor montecarlo simulations

Category: Custom IC Design

By gnangotzi

$usertype
•
started over 2 years ago

0 replies • 5692 views
Discussion

Single layer auto-routing

Category: Custom IC Design

By sumbadee

$usertype
•
started over 2 years ago

0 replies • 5922 views
Discussion

Hierarchical Net Name Preservation in Quantus

Category: Custom IC Design

By Anas Wanas

$usertype
•
started over 2 years ago

0 replies • 6101 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.