Custom IC Design

Latest Posts

Discussion

Assura LVS -- unbound pin

Category: Custom IC Design

By Thodoros

$usertype
•
updated over 13 years ago by Thodoros

1 replies • 3737 views
Discussion

Changing defualt location for library creation through library manager

Category: Custom IC Design

By archive

$usertype
•
updated over 13 years ago by archive

2 replies • 14043 views
Discussion

Causes of poor transient response of Op-Amps and how to curb it

Category: Custom IC Design

By gido

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14076 views
Discussion

Pole zero values in individual outputs.

Category: Custom IC Design

By basemsoufi

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13741 views
Discussion

Extract model names for all devices present in spectre/hspice model file

Category: Custom IC Design

By Niveena

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 1047 views
Discussion

Cannot start simulation with ADE XL under IC6.14

Category: Custom IC Design

By Kabal

$usertype
•
updated over 13 years ago by Kabal

3 replies • 15733 views
Discussion

spectre.dc saves array lines as out_0 not out<0>

Category: Custom IC Design

By yayla

$usertype
•
updated over 13 years ago by yayla

7 replies • 3255 views
Discussion

Clicking the AWE plot curve does not choose it?

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by Andrew Beckett

2 replies • 13820 views
Discussion

imax and imelt error in Spectre.

Category: Custom IC Design

By SGGS

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 17040 views
Discussion

CDF simulation parameters do not update accordingly?

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by Andrew Beckett

7 replies • 20844 views
Discussion

Bindkey : P (Create Path) , somehow it doesn't work .

Category: Custom IC Design

By Charley Chen

$usertype
•
updated over 13 years ago by Charley Chen

2 replies • 1065 views
Discussion

Tip of the Week: Use infotimes to define trans op point saves

Category: Custom IC Design

By archive

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14716 views
Discussion

Bindkeys in IC 6.1.5

Category: Custom IC Design

By AlexGolberg

$usertype
•
updated over 13 years ago by AlexGolberg

2 replies • 13846 views
Discussion

Questions in stream out the layers used in a layout that includes three chips

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 15950 views
Discussion

off grid polygons in Virtuoso

Category: Custom IC Design

By Darin Bell

$usertype
•
updated over 13 years ago by Quek

1 replies • 18380 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.