Custom IC Design

Latest Posts

Discussion

ocean script - input.scs copy

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 15 years ago by markbeck

14 replies • 7189 views
Discussion

corner analysis in ATE-XL, Virtuoso 6.1.0. Spetre model has no section.

Category: Custom IC Design

By armageddonner

$usertype
•
updated over 15 years ago by armageddonner

2 replies • 15801 views
Discussion

import verilog

Category: Custom IC Design

By eppo

$usertype
•
updated over 15 years ago by Andrew Beckett

3 replies • 18371 views
Discussion

Module instantiation using Generate statement

Category: Custom IC Design

By write2rammy

$usertype
•
updated over 15 years ago by Andrew Beckett

2 replies • 17793 views
Discussion

Unable to plot phase noise

Category: Custom IC Design

By sebastion

$usertype
•
updated over 15 years ago by Andrew Beckett

6 replies • 18189 views
Discussion

Can't use direct plot

Category: Custom IC Design

By minci

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 3484 views
Discussion

Assura dataAuditErrors

Category: Custom IC Design

By klchiang

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14976 views
Discussion

Using ADE design variable from Calculator

Category: Custom IC Design

By gsimard

$usertype
•
updated over 15 years ago by skillUser

1 replies • 23403 views
Discussion

Question regarding the bulk terminal of NMOS

Category: Custom IC Design

By tester

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 15414 views
Discussion

incomplete nets

Category: Custom IC Design

By tester

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14979 views
Discussion

Assura - directing the output

Category: Custom IC Design

By J Wilwert

$usertype
•
updated over 15 years ago by Quek

3 replies • 1384 views
Discussion

Spectre stability analysis

Category: Custom IC Design

By wighou

$usertype
•
updated over 15 years ago by wighou

2 replies • 20712 views
Discussion

Switching between simulations

Category: Custom IC Design

By mhgc

$usertype
•
updated over 15 years ago by Quek

1 replies • 13867 views
Discussion

Net Name conflict in Virtuoso XL (layout vs. schematic)

Category: Custom IC Design

By jimstuy

$usertype
•
updated over 15 years ago by Quek

1 replies • 16901 views
Discussion

LVS errors

Category: Custom IC Design

By tester

$usertype
•
updated over 15 years ago by Quek

3 replies • 14921 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.