Custom IC Design

Latest Posts

Discussion

help: waiting for ipc:0 to terminate

Category: Custom IC Design

By feiyu

$usertype
•
updated over 11 years ago by Quek

3 replies • 5306 views
Discussion

how to create parameter passing symbol?

Category: Custom IC Design

By coiroibo

$usertype
•
updated over 11 years ago by coiroibo

4 replies • 21406 views
Discussion

how to netlist parameter value for different simulator

Category: Custom IC Design

By Fabb

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13200 views
Discussion

QRC: extract only down to a certain layout level

Category: Custom IC Design

By MarkusK

$usertype
•
updated over 11 years ago by MarkusK

2 replies • 15119 views
Discussion

Installing IC615

Category: Custom IC Design

By Thorin

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 16012 views
Discussion

Re: Help for SUB 1Volt BGR(band gap reference)cadence simulation error

Category: Custom IC Design

By koundinya

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 701 views
Discussion

Transistors in series

Category: Custom IC Design

By Glir

$usertype
•
updated over 11 years ago by Andrew Beckett

7 replies • 18792 views
Discussion

Schematic Editor: Make cell EDITABLE automatically

Category: Custom IC Design

By NiallDuncan

$usertype
•
updated over 11 years ago by NiallDuncan

2 replies • 16339 views
Discussion

VerilogA: report DC voltage

Category: Custom IC Design

By Frank Opteynde

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14158 views
Discussion

Error in Calc: expression evaluation failed

Category: Custom IC Design

By Vi Muthukumar

$usertype
•
updated over 11 years ago by Vi Muthukumar

11 replies • 26571 views
Discussion

ocean XL

Category: Custom IC Design

By analogdesign

$usertype
•
updated over 11 years ago by analogdesign

14 replies • 17110 views
Discussion

ASSURA 4.1 Supported Platform?

Category: Custom IC Design

By emax00

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13277 views
Discussion

Interactive verilogA models in Spectre

Category: Custom IC Design

By Sali

$usertype
•
updated over 11 years ago by Sali

2 replies • 13345 views
Discussion

How to create a final netlist from ADE-XL with global variables using Skill?

Category: Custom IC Design

By adeuser777

$usertype
•
updated over 11 years ago by sram8t

7 replies • 17341 views
Discussion

How to Queue for a Virtuoso Schematic Editor License

Category: Custom IC Design

By nbyrne

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 14801 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.