Custom IC Design

Latest Posts

Discussion

ADE-L generates .grf files with non-existing expression definitions

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

2 replies • 14626 views
Discussion

Coupling vs. Decoupling Extraction vs. Silicon Results

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14990 views
Discussion

Use the spectre relay component

Category: Custom IC Design

By dineshp

$usertype
•
updated over 8 years ago by dineshp

2 replies • 15202 views
Discussion

How to draw the bottom level instance layers in the present level

Category: Custom IC Design

By Muralidhar

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13389 views
Discussion

problem when launching virtuoso IC 6.1.5 on rhel 6.8

Category: Custom IC Design

By tortiz96

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 14288 views
Discussion

When to Use TopMetal2

Category: Custom IC Design

By ChrisDG

$usertype
•
updated over 8 years ago by ChrisDG

5 replies • 13763 views
Discussion

[Virtuoso] Weird issue with netlist generation

Category: Custom IC Design

By stanzani

$usertype
•
updated over 8 years ago by alin mocanu

5 replies • 16158 views
Discussion

Modifying a string passed through pPar()

Category: Custom IC Design

By Roderick

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14971 views
Discussion

Run Virtuoso 64bit

Category: Custom IC Design

By Paludo

$usertype
•
updated over 8 years ago by FormerMember

10 replies • 21660 views
Discussion

Warning message about OS compatibility while invoking virtuoso

Category: Custom IC Design

By tangudubharat

$usertype
•
updated over 8 years ago by Andrew Beckett

7 replies • 27427 views
Discussion

Basics of PDK

Category: Custom IC Design

By PyQtPRO

$usertype
•
updated over 8 years ago by PyQtPRO

4 replies • 31908 views
Discussion

Spectrum assistant for FFT - How is the signal freq decided?

Category: Custom IC Design

By jdp721

$usertype
•
updated over 8 years ago by Andrew Beckett

5 replies • 4784 views
Discussion

power drop not seen in av_extracted simulation

Category: Custom IC Design

By primemath

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13064 views
Discussion

probe different point on power nets in av_extracted view

Category: Custom IC Design

By primemath

$usertype
•
updated over 8 years ago by primemath

2 replies • 14276 views
Discussion

"Report Parasitics" cannot be Clicked

Category: Custom IC Design

By canbaltaci

$usertype
•
updated over 8 years ago by canbaltaci

2 replies • 1941 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.