Custom IC Design

Latest Posts

Discussion

cds_srr() mex file exception

Category: Custom IC Design

By aravichandran

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13411 views
Discussion

ADE XL just doesn't give me me curves!

Category: Custom IC Design

By kTC4

$usertype
•
updated over 6 years ago by kTC4

2 replies • 1599 views
Discussion

Plotting Vector Outputs Separately in Assembler for Monte Carlo Simulations

Category: Custom IC Design

By baltacican87

$usertype
•
updated over 6 years ago by baltacican87

2 replies • 14142 views
Discussion

Quantus QRC (PVS interface) error

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 6 years ago by mhkvy4

4 replies • 15787 views
Discussion

Copying p-cell from one library to another.

Category: Custom IC Design

By skillEater

$usertype
•
updated over 6 years ago by Andrew Beckett

11 replies • 18021 views
Discussion

Possible to avoid "Open Configuration or Top CellView" dialog when opening a config view?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by dontpanic

2 replies • 847 views
Discussion

SPECTRE_RF_POSTLAYOUT_EAP Environment Variable

Category: Custom IC Design

By jslaton

$usertype
•
updated over 6 years ago by jslaton

2 replies • 13551 views
Discussion

changing decending order in cadence schematic

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13700 views
Discussion

Search single vias and replace with multi vias for selected nets

Category: Custom IC Design

By FrankVater

$usertype
•
updated over 6 years ago by FrankVater

4 replies • 15177 views
Discussion

per-test config variables in ADE XL

Category: Custom IC Design

By jeremyh

$usertype
•
updated over 6 years ago by jeremyh

2 replies • 15304 views
Discussion

Verilog A: Error on altering 'paramerized' module

Category: Custom IC Design

By akak

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 1741 views
Discussion

Generating spectre netlist using si gives unexpected bus syntax

Category: Custom IC Design

By Lindi

$usertype
•
updated over 6 years ago by Lindi

2 replies • 15369 views
Discussion

How the simulation performance mode :APS support the stimulus files?

Category: Custom IC Design

By nnlt

$usertype
•
updated over 6 years ago by nnlt

4 replies • 14815 views
Discussion

tdnoise (pnoise) simulation: meaning of x-axis and unexpected shape of the integrated noise

Category: Custom IC Design

By Clidre

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14468 views
Discussion

The way to add variable in test of assembler

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 6 years ago by sjwprc

6 replies • 15725 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.