Custom IC Design

Latest Posts

Discussion

Automatically create verilog views

Category: Custom IC Design

By JohnB70

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15087 views
Discussion

ADE-XL not running

Category: Custom IC Design

By syafiq

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 15790 views
Discussion

Total integrated noise figure

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by itos

2 replies • 20995 views
Discussion

ADE XL: Limiting the max number of jobs in Local simulation mode?

Category: Custom IC Design

By kentauta

$usertype
•
updated over 10 years ago by kentauta

2 replies • 16322 views
Discussion

Embedding or popping out the Palette window from the layout editor...

Category: Custom IC Design

By deklein

$usertype
•
updated over 10 years ago by deklein

2 replies • 16934 views
Discussion

Noise Simulation of Chopper Amplifier using PSS & Pnoise

Category: Custom IC Design

By jdp721

$usertype
•
started over 10 years ago

0 replies • 6870 views
Discussion

Simulating stability of single ended circuit wrt to a local gnd, not gnd!

Category: Custom IC Design

By Bill Toole

$usertype
•
updated over 10 years ago by Frank Wiedmann

6 replies • 19324 views
Discussion

Adding a cap in Ultrasim requires an additional probe statement - any workaround?

Category: Custom IC Design

By ckteng

$usertype
•
updated over 10 years ago by ckteng

6 replies • 2408 views
Discussion

Running the worst case Monte-Carlo Run ( in ADE-XL)

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 10 years ago by RFStuff

3 replies • 17775 views
Discussion

How to see output.log file in ADE-XL like ADE in IC616/5141

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 8173 views
Discussion

permanent change of the simulation results directory

Category: Custom IC Design

By jimito13

$usertype
•
updated over 10 years ago by kerry13

3 replies • 22872 views
Discussion

on MMSIM141 under IC6.16 simulation setup problem

Category: Custom IC Design

By Ruixin

$usertype
•
updated over 10 years ago by Tom Volden

1 replies • 14247 views
Discussion

Regarding gpdk045 PDK and the SOI transistor simulation in cadence

Category: Custom IC Design

By Pasupathy KR

$usertype
•
updated over 10 years ago by Andrew Beckett

6 replies • 19350 views
Discussion

ADE could not see the voltage signals

Category: Custom IC Design

By Ctree

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 15176 views
Discussion

DC convergence issues with vcvs used in a bandgap circuit

Category: Custom IC Design

By uzzymoh

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15969 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.