• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to include a randon noise source in tran simulation??

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13900 views
  • Discussion

    netlist error (invalid subcircuit)

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13222 views
  • Discussion

    ac after tran

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 14743 views
  • Discussion

    Tip of the Week: Speed up SpectreRF noise sims

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13069 views
  • Discussion

    Mismatch simulation in Spectre

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 16462 views
  • Discussion

    Leakage Current through spectre

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 15703 views
  • Discussion

    Simulating SOI circuit using Spectre

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12645 views
  • Discussion

    Tip of the Week: Simplest ideal comparator

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 20678 views
  • Discussion

    Neocell setup wizard?

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 15120 views
  • Discussion

    Tip of the week: Rapidly save sets of simulation data

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12763 views
  • Discussion

    Error while netlisting in UltrasimVerilog

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12602 views
  • Discussion

    SDL flow crash in 6.1?

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13268 views
  • Discussion

    Error while running PLL Top simulations with Ultrasim

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13296 views
  • Discussion

    Diva drcAntenna cumulative check

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13212 views
  • Discussion

    Beat frequency in SpectreRF PSS simulation

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 20919 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information