Custom IC Design

Latest Posts

Discussion

Assura LVS error (cell expanded), need help debugging the error !!

Category: Custom IC Design

By SivaChaitanya

$usertype
•
updated over 13 years ago by SivaChaitanya

1 replies • 16854 views
Discussion

Howto read port currents when having multi-terminal bus ports in VerilogA ?

Category: Custom IC Design

By Herge

$usertype
•
updated over 13 years ago by Herge

6 replies • 15797 views
Discussion

How to debug VerilogA compilation when code seems to check clean but simulation aborts when compiling ?

Category: Custom IC Design

By Herge

$usertype
•
updated over 13 years ago by Herge

3 replies • 15150 views
Discussion

montecarlo simulations beetween Wmin and Wmax for mos transistors

Category: Custom IC Design

By inessadm

$usertype
•
updated over 13 years ago by inessadm

2 replies • 13546 views
Discussion

Working with tabs in virtuoso schematic editor (opus 6.1.5 - ADE L)

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 13 years ago by Aldo2

7 replies • 4342 views
Discussion

Virtuoso: "save a copy" from read-only cell in 6.1.4 but not in 6.1.5

Category: Custom IC Design

By StefanSL

$usertype
•
updated over 13 years ago by StefanSL

2 replies • 1231 views
Discussion

automatically spacing and aligning instances in Virtuoso schematic editor

Category: Custom IC Design

By MOSFET

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 17244 views
Discussion

Finding the maximum after a parametric analysis with more than one variable

Category: Custom IC Design

By Ueue

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 12934 views
Discussion

How to do a sp simulation using the netlist created by relxpert?

Category: Custom IC Design

By wyliechee

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 13169 views
Discussion

Cadence session crash.

Category: Custom IC Design

By maskdesigner

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 15706 views
Discussion

LVS with Calibre ("wrong floating n-well" error)

Category: Custom IC Design

By Ueue

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 4314 views
Discussion

cross probing with calibre

Category: Custom IC Design

By layout analog

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13094 views
Discussion

Location of spectre for ADE L

Category: Custom IC Design

By jun1119

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 12966 views
Discussion

VerilogIn pin notation

Category: Custom IC Design

By TjaartOpperman

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13945 views
Discussion

Measure across a component in cadence ic 6.1.3

Category: Custom IC Design

By jun1119

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13187 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.