Custom IC Design

Latest Posts

Discussion

Error when launch icfb in CentOS

Category: Custom IC Design

By ycau

$usertype
•
updated over 13 years ago by ycau

4 replies • 15522 views
Discussion

Exporting correctly scaled GDS file in IC6

Category: Custom IC Design

By TimirDatta

$usertype
•
updated over 13 years ago by TimirDatta

3 replies • 14771 views
Discussion

Looking for a dbCreateLine bindkey for Virtuoso 6.1

Category: Custom IC Design

By LongTimeNovice

$usertype
•
updated over 13 years ago by LongTimeNovice

2 replies • 13257 views
Discussion

Email Notification

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13672 views
Discussion

Changing simulation results destination file from ADE Window

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 13456 views
Discussion

Setting up Corners Analysis pcf dcf files

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by Andrew Beckett

8 replies • 16680 views
Discussion

Importing a def file (made in encounter) into virtuoso.

Category: Custom IC Design

By Mikutine

$usertype
•
updated over 13 years ago by Mikutine

3 replies • 18116 views
Discussion

LVS run with linux command

Category: Custom IC Design

By narendra046

$usertype
•
updated over 13 years ago by kamit

3 replies • 15179 views
Discussion

Integrated noise for opamp is not converged.

Category: Custom IC Design

By Jacki

$usertype
•
updated over 13 years ago by samiic

10 replies • 16840 views
Discussion

Problems during ADE simulation

Category: Custom IC Design

By erangle

$usertype
•
updated over 13 years ago by tkhan

5 replies • 14280 views
Discussion

Problems importing a CDL with resistors and diodes

Category: Custom IC Design

By TAnderson

$usertype
•
updated over 13 years ago by TAnderson

3 replies • 14536 views
Discussion

Checking error status after SKILL function execution.

Category: Custom IC Design

By Runner

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 12987 views
Discussion

how to find out gate capacitance

Category: Custom IC Design

By cupidsd

$usertype
•
updated over 13 years ago by baenischfau

1 replies • 14978 views
Discussion

Transient Analysis: tran_info and finalTimeOP

Category: Custom IC Design

By BVT1

$usertype
•
started over 13 years ago

0 replies • 13289 views
Discussion

verilog-a - model ac biasing

Category: Custom IC Design

By soathana

$usertype
•
updated over 13 years ago by ESTEC

4 replies • 1862 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.