• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to correctly set the variable simStopNetlistOnPcellFailure?

    Category: Custom IC Design

    By Jonty Jonty

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3573 views
  • Discussion

    Simulation of differential operational amplier input capacitance

    Category: Custom IC Design

    By Phd SA88 Phd SA88

    •

    started over 1 year ago

    0 replies • 2973 views
  • Discussion

    What is cdsTerm("pin name")?

    Category: Custom IC Design

    By ichiro ichiro

    •

    updated over 1 year ago by ichiro

    2 replies • 1439 views
  • Discussion

    How to set up ADL explorer to run a comparator

    Category: Custom IC Design

    By elshazlio elshazlio

    •

    started over 1 year ago

    0 replies • 3109 views
  • Discussion

    Edit cdf of tsmc devices

    Category: Custom IC Design

    By xared xared

    •

    started over 1 year ago

    0 replies • 3170 views
  • Discussion

    Circular arrays in layout L

    Category: Custom IC Design

    By rb1993 rb1993

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3355 views
  • Discussion

    Errors due to incorrect pdk file

    Category: Custom IC Design

    By elshazlio elshazlio

    •

    updated over 1 year ago by elshazlio

    2 replies • 3699 views
  • Discussion

    IC618 vs IC231

    Category: Custom IC Design

    By cato cato

    •

    updated over 1 year ago by cato

    2 replies • 5105 views
  • Discussion

    Changing Transient Simulation step size during the simulation

    Category: Custom IC Design

    By AmirMasnadi AmirMasnadi

    •

    updated over 1 year ago by Saloni Chhabra

    1 replies • 3912 views
  • Discussion

    BEOL_STACK choice visible for Pegasus LVS run, but not DRC

    Category: Custom IC Design

    By Saumeek Saumeek

    •

    started over 1 year ago

    0 replies • 3350 views
  • Discussion

    Could anyone explain PSS+PAC simulation result of sampling circuit

    Category: Custom IC Design

    By fvoisin fvoisin

    •

    updated over 1 year ago by fvoisin

    2 replies • 1617 views
  • Discussion

    Pegasus DRC Run fails

    Category: Custom IC Design

    By Saumeek Saumeek

    •

    updated over 1 year ago by RobMan

    2 replies • 4368 views
  • Discussion

    ADE Schemetic simulation will not auto re-netlist Verilog-A Module

    Category: Custom IC Design

    By SimbaG SimbaG

    •

    updated over 1 year ago by Frank Wiedmann

    3 replies • 3820 views
  • Discussion

    Jitter measurement for VCO

    Category: Custom IC Design

    By TUKA TUKA

    •

    started over 1 year ago

    0 replies • 3310 views
  • Discussion

    How to add the sigma value in model card

    Category: Custom IC Design

    By CJL CJL

    •

    started over 1 year ago

    0 replies • 3196 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information