• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    non-uniform sampling of a signal

    Category: Custom IC Design

    By svilen svilen

    •

    updated over 14 years ago by skillUser

    1 replies • 13366 views
  • Discussion

    Abstract generator

    Category: Custom IC Design

    By Satendra Satendra

    •

    started over 14 years ago

    0 replies • 12762 views
  • Discussion

    Assura 4.1 Error Report and Probing

    Category: Custom IC Design

    By baenisch baenisch

    •

    updated over 14 years ago by Quek

    5 replies • 13960 views
  • Discussion

    Nesting MC-per-corner simulation

    Category: Custom IC Design

    By Alonb33 Alonb33

    •

    updated over 14 years ago by archive

    1 replies • 12939 views
  • Discussion

    Circuit Regression Flow

    Category: Custom IC Design

    By Jacck Jacck

    •

    started over 14 years ago

    0 replies • 13591 views
  • Discussion

    New to OCEAN scripting

    Category: Custom IC Design

    By zeusark zeusark

    •

    updated over 14 years ago by skillUser

    2 replies • 14027 views
  • Discussion

    Using standalone .scs models

    Category: Custom IC Design

    By kristen kristen

    •

    updated over 14 years ago by Zach

    1 replies • 14024 views
  • Discussion

    abstract generation

    Category: Custom IC Design

    By affaq affaq

    •

    updated over 14 years ago by vvacad

    1 replies • 13787 views
  • Discussion

    transient noise in spectre

    Category: Custom IC Design

    By archive archive

    •

    updated over 14 years ago by archive

    2 replies • 13110 views
  • Discussion

    strmout: ERROR: IUS hierarchy pointed to by the user path (/usr/path) does not have a proper library ...

    Category: Custom IC Design

    By Charley Chen Charley Chen

    •

    updated over 14 years ago by Andrew Beckett

    3 replies • 1413 views
  • Discussion

    about assura error

    Category: Custom IC Design

    By CCH01 CCH01

    •

    updated over 14 years ago by CCH01

    2 replies • 13043 views
  • Discussion

    Hard to reproduce Assura LVS failure

    Category: Custom IC Design

    By Zach Zach

    •

    updated over 14 years ago by Zach

    2 replies • 12908 views
  • Discussion

    dcOP Operation Region and Device Checks

    Category: Custom IC Design

    By baenisch baenisch

    •

    started over 14 years ago

    0 replies • 13894 views
  • Discussion

    OA version

    Category: Custom IC Design

    By Renee Renee

    •

    updated over 14 years ago by Renee

    2 replies • 14114 views
  • Discussion

    Techfile, GDS Import, Layout DRC Verification

    Category: Custom IC Design

    By StreamCX StreamCX

    •

    updated over 14 years ago by Quek

    5 replies • 12039 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information