Custom IC Design

Latest Posts

Discussion

errors during LVS with RF Transistors @ IBM cms9flp pdk

Category: Custom IC Design

By jimito13
•
updated over 14 years ago by jimito13

4 replies • 14149 views
Discussion

accessing the frequency parameter in an ac analysis

Category: Custom IC Design

By vivkr
•
updated over 14 years ago by Frank Wiedmann

2 replies • 17330 views
Discussion

wavescan waveforms -> CIW?

Category: Custom IC Design

By markbeck
•
updated over 14 years ago by ebecheto

9 replies • 3414 views
Discussion

Phase Noise and Jitter

Category: Custom IC Design

By pcardoso73
•
updated over 14 years ago by pcardoso73

2 replies • 14326 views
Discussion

running IC5141 based Monte Carlo ocean scripts in IC61 OCEAN

Category: Custom IC Design

By NikhilCadence
•
started over 14 years ago

0 replies • 12900 views
Discussion

Elaboration error in AMS simulator

Category: Custom IC Design

By kasyab
•
updated over 14 years ago by kasyab

3 replies • 15682 views
Discussion

VerilogA Variables when using Trasient Restart in Spectre

Category: Custom IC Design

By TjaartOpperman
•
updated over 14 years ago by Andrew Beckett

1 replies • 13308 views
Discussion

how to print node-to-node capacitance?

Category: Custom IC Design

By flying
•
updated over 14 years ago by AndrewMac

5 replies • 17078 views
Discussion

Illegal hierarchical connection

Category: Custom IC Design

By MontyP
•
updated over 14 years ago by Austin CAD Guy

6 replies • 14964 views
Discussion

Insufficient memory available on simulation using inductor

Category: Custom IC Design

By Wonyoung
•
updated over 14 years ago by Wonyoung

7 replies • 14683 views
Discussion

Automatic Place and Route for a standard cell design using a single metal layer only

Category: Custom IC Design

By write2rammy
•
started over 14 years ago

0 replies • 13335 views
Discussion

Is there a viewer for Spectre pwl statements out there ?

Category: Custom IC Design

By baenisch
•
updated over 14 years ago by baenisch

2 replies • 13861 views
Discussion

Parametric Analysis on Multiple Cores

Category: Custom IC Design

By AndrewMac
•
started over 14 years ago

0 replies • 13187 views
Discussion

Connecting multiple bits to same output bus in cadence schematic

Category: Custom IC Design

By roy83
•
updated over 14 years ago by skillUser

3 replies • 16015 views
Discussion

Promblem with streamIN/OUT in nograph mode under IC.6.1.5.65

Category: Custom IC Design

By Slayer
•
updated over 14 years ago by Slayer

2 replies • 1255 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.