Custom IC Design

Latest Posts

Discussion

ic5141 value stack (second) over flow problem

Category: Custom IC Design

By rockyman

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13675 views
Discussion

standard cell design

Category: Custom IC Design

By RajawatMANIT

$usertype
•
started over 10 years ago

0 replies • 13348 views
Discussion

Interconnect reliability

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13664 views
Discussion

ADE windowID for a given sevSession?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14233 views
Discussion

CDL generation with command si: how to specify a path instead of "netlist" for the resultFile ?

Category: Custom IC Design

By samung

$usertype
•
updated over 10 years ago by samung

2 replies • 4163 views
Discussion

psub and nwell via not present in 90nm layout

Category: Custom IC Design

By PS90

$usertype
•
updated over 10 years ago by ColinSutlieff

1 replies • 14440 views
Discussion

Display Issue in IC6.1.6 (64 bit) on CentOS

Category: Custom IC Design

By Raghu Rao

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 14475 views
Discussion

simulation a circuit with organic transistors

Category: Custom IC Design

By robert11

$usertype
•
updated over 10 years ago by ArchAngelos

4 replies • 14808 views
Discussion

AMS netlisting has failed

Category: Custom IC Design

By elfmushroom

$usertype
•
updated over 10 years ago by elfmushroom

2 replies • 17949 views
Discussion

Liberate (pass/file bisection)

Category: Custom IC Design

By kasula5

$usertype
•
started over 10 years ago

0 replies • 535 views
Discussion

Printed OFET PDK Development

Category: Custom IC Design

By ramkumarg

$usertype
•
updated over 10 years ago by robert11

2 replies • 13571 views
Discussion

Changing default settings of Virtuoso Layout XL

Category: Custom IC Design

By Clidre

$usertype
•
updated over 10 years ago by Clidre

2 replies • 18770 views
Discussion

How to fix layers after changing layer numbers in the technology file

Category: Custom IC Design

By Sheppy

$usertype
•
updated over 10 years ago by theopaone

5 replies • 18654 views
Discussion

how to attach a new device file in cadence virtuoso version 6.1.2

Category: Custom IC Design

By RAVI2100

$usertype
•
updated over 10 years ago by Quek

1 replies • 13947 views
Discussion

Making ruler value more visible

Category: Custom IC Design

By Identical

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 15492 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.