• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Custom Layout Rules using Constraint Manager

    Category: Custom IC Design

    By Sandys Sandys

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13842 views
  • Discussion

    IC5 Ocean autostop statement

    Category: Custom IC Design

    By TjaartOpperman TjaartOpperman

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 13595 views
  • Discussion

    Exporting Verilog netlist from Virtuoso Schematics

    Category: Custom IC Design

    By mingfatty mingfatty

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 19377 views
  • Discussion

    Using Ocean to generate specifications?

    Category: Custom IC Design

    By markbeck markbeck

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 12841 views
  • Discussion

    gds file mask layers.

    Category: Custom IC Design

    By tyanata tyanata

    •

    updated over 15 years ago by tyanata

    6 replies • 16555 views
  • Discussion

    problem with ncelab

    Category: Custom IC Design

    By screennamexz screennamexz

    •

    started over 15 years ago

    0 replies • 12637 views
  • Discussion

    Stretch no longer moves a selected object

    Category: Custom IC Design

    By Michael Robinson Michael Robinson

    •

    updated over 15 years ago by Michael Robinson

    1 replies • 15591 views
  • Discussion

    Hyerarchical layout

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 15 years ago by Ueue

    1 replies • 12885 views
  • Discussion

    leHiCreateVia - soooo close

    Category: Custom IC Design

    By Michael Robinson Michael Robinson

    •

    updated over 15 years ago by Michael Robinson

    3 replies • 1060 views
  • Discussion

    Design CADENCE, Verification Mentor

    Category: Custom IC Design

    By FerMer FerMer

    •

    updated over 15 years ago by chrisadam

    1 replies • 12795 views
  • Discussion

    Error in running Calibre LVS

    Category: Custom IC Design

    By Ueue Ueue

    •

    updated over 15 years ago by tkhan

    1 replies • 15280 views
  • Discussion

    PLL Loop gain-phase plots

    Category: Custom IC Design

    By archive archive

    •

    updated over 15 years ago by SharksFan

    3 replies • 14151 views
  • Discussion

    How to do more complex output tests in ADE-XL

    Category: Custom IC Design

    By SimonF SimonF

    •

    started over 15 years ago

    0 replies • 12745 views
  • Discussion

    Layout missing menu bar items

    Category: Custom IC Design

    By Ayman Amin Ayman Amin

    •

    updated over 15 years ago by Ayman Amin

    3 replies • 15598 views
  • Discussion

    leHiEditProp()

    Category: Custom IC Design

    By Liahuro Liahuro

    •

    updated over 15 years ago by Liahuro

    2 replies • 13277 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information