Digital Implementation

Latest Posts

Discussion

Power Ring to IO (VSS, VDD) route

Category: Digital Implementation

By Yemelya

$usertype
•
updated over 14 years ago by Yemelya

2 replies • 14033 views
Discussion

RC techfile - EPS

Category: Digital Implementation

By Vishnu Chada

$usertype
•
started over 14 years ago

0 replies • 578 views
Discussion

CheckRoute

Category: Digital Implementation

By nidhin85

$usertype
•
updated over 14 years ago by Vishnu Chada

1 replies • 12898 views
Discussion

Power Ring Via generation

Category: Digital Implementation

By bsdevlin

$usertype
•
started over 14 years ago

0 replies • 12796 views
Discussion

issues with power routing

Category: Digital Implementation

By superman321

$usertype
•
updated over 14 years ago by Kari

21 replies • 20749 views
Discussion

Encounter 8.1 vs 9.1 sdf generation

Category: Digital Implementation

By MzQuarter

$usertype
•
updated over 14 years ago by MzQuarter

8 replies • 17215 views
Discussion

How can I go from gds to RC using Cadence QRC tool?

Category: Digital Implementation

By jpvSoccer

$usertype
•
started over 14 years ago

0 replies • 12804 views
Discussion

Gated flop count

Category: Digital Implementation

By kazad

$usertype
•
updated over 14 years ago by kazad

6 replies • 15215 views
Discussion

Comparing rho values in ict file with Design Rule Manual

Category: Digital Implementation

By Rajesh Vembu

$usertype
•
started over 14 years ago

0 replies • 13097 views
Discussion

cascade buffers on DontTouch nets during CTS

Category: Digital Implementation

By Rajesh Vembu

$usertype
•
updated over 14 years ago by Kari

3 replies • 13458 views
Discussion

Scan Reorder issue

Category: Digital Implementation

By Vishnu Chada

$usertype
•
updated over 14 years ago by Vishnu Chada

3 replies • 17228 views
Discussion

Finding the leaf clock nets in the design

Category: Digital Implementation

By ssuhas

$usertype
•
updated over 14 years ago by Vishnu Chada

4 replies • 15142 views
Discussion

How to report list of flops whose clock port is driven by test clock in test mode

Category: Digital Implementation

By diablo

$usertype
•
updated over 14 years ago by diablo

8 replies • 19142 views
Discussion

Do Foundation Flows also exist for EPS or ETS?

Category: Digital Implementation

By pdgeek

$usertype
•
updated over 14 years ago by Kari

2 replies • 13301 views
Discussion

To avoid overlap of metals in different layers

Category: Digital Implementation

By surajece01

$usertype
•
updated over 14 years ago by Kari

5 replies • 14377 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.