Digital Implementation

Latest Posts

Discussion

Assura BlackBox LVS issue + un-named Pins in imported layout in virtuoso

Category: Digital Implementation

By MOAAZ AHMED
•
updated over 13 years ago by Kari

1 replies • 13788 views
Discussion

Floorplan Guides not loaded

Category: Digital Implementation

By Johann Glaser
•
updated over 13 years ago by Kari

1 replies • 12859 views
Discussion

How we will Validate SDC??

Category: Digital Implementation

By Ashok Nellore
•
updated over 13 years ago by Kari

3 replies • 14657 views
Discussion

Do we remove scan chain before placement and reconnected after routing ?

Category: Digital Implementation

By Ashok Nellore
•
updated over 13 years ago by Kari

1 replies • 14107 views
Discussion

How to calculate Die size for core limited and Pad limited design?

Category: Digital Implementation

By Ashok Nellore
•
updated over 13 years ago by Kari

2 replies • 16579 views
Discussion

Assemble Design with netlist and def

Category: Digital Implementation

By Nishant
•
updated over 13 years ago by Kari

1 replies • 13386 views
Discussion

Fixing max transition violation

Category: Digital Implementation

By mwhite
•
updated over 13 years ago by Kari

3 replies • 19613 views
Discussion

setPlaceMode switches

Category: Digital Implementation

By DSubbu
•
started over 13 years ago

0 replies • 13561 views
Discussion

SOC Encounter power plan & Virtuoso Layout vdd! soft pin

Category: Digital Implementation

By Thodoros
•
started over 13 years ago

0 replies • 548 views
Discussion

differences between routers

Category: Digital Implementation

By DSubbu
•
updated over 13 years ago by Kari

1 replies • 13036 views
Discussion

Issue with Pipeline Flops Placement

Category: Digital Implementation

By raj7783
•
updated over 13 years ago by wally1

5 replies • 14230 views
Discussion

nanoroute & fcroute

Category: Digital Implementation

By The Consultant
•
updated over 13 years ago by wally1

3 replies • 1351 views
Discussion

low power

Category: Digital Implementation

By Socencounter
•
started over 13 years ago

0 replies • 12618 views
Discussion

How can I trace the additional cells inserted by SOC Encounter?

Category: Digital Implementation

By IEEE Chairman
•
updated over 13 years ago by Vio719

1 replies • 12857 views
Discussion

Need to know the max and min delay for a group of nets

Category: Digital Implementation

By Ivan de Trble
•
updated over 13 years ago by Ivan de Trble

1 replies • 12901 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.