Digital Implementation

Latest Posts

Discussion

placeDesign runTime is 90+ Hrs.

Category: Digital Implementation

By gpremala
•
updated over 13 years ago by sureshm

3 replies • 13242 views
Discussion

PVS-LVS

Category: Digital Implementation

By archive
•
updated over 13 years ago by Kari

9 replies • 16616 views
Discussion

SOC ENcounter : Too Many Violations in a Single AND Gate

Category: Digital Implementation

By Sohaib Qazi
•
started over 13 years ago

0 replies • 12823 views
Discussion

Library scaling

Category: Digital Implementation

By mamsadegh
•
updated over 13 years ago by mamsadegh

1 replies • 13432 views
Discussion

cell function vs when condition for case_analysis

Category: Digital Implementation

By abc12
•
started over 13 years ago

0 replies • 12532 views
Discussion

Different voltage for bulk pins of logic gates

Category: Digital Implementation

By sandeepmiryala
•
started over 13 years ago

0 replies • 12876 views
Discussion

min step & min area

Category: Digital Implementation

By crystee
•
updated over 13 years ago by crystee

2 replies • 1519 views
Discussion

**DIAG message while running a db command

Category: Digital Implementation

By tiEngr
•
updated over 13 years ago by wally1

3 replies • 13215 views
Discussion

SOC Encounter :: Layout Routing Issues

Category: Digital Implementation

By Sohaib Qazi
•
updated over 13 years ago by Anjana

3 replies • 14892 views
Discussion

Cell delay estimation for pre route and post route

Category: Digital Implementation

By gops
•
updated over 13 years ago by Kari

10 replies • 16164 views
Discussion

QRC from within encounter - n2n file

Category: Digital Implementation

By timoue
•
started over 13 years ago

0 replies • 243 views
Discussion

How to update a tech LEF in an opened design in EDI 11

Category: Digital Implementation

By chadhale
•
updated over 13 years ago by chadhale

1 replies • 13717 views
Discussion

pin positions

Category: Digital Implementation

By KVBABU
•
updated over 13 years ago by Kari

1 replies • 12859 views
Discussion

remove inverter pairs from design?

Category: Digital Implementation

By bluebear
•
updated over 13 years ago by bluebear

6 replies • 15576 views
Discussion

Error while reading Verilog File [Encounter 10.11]

Category: Digital Implementation

By nisshu
•
started over 13 years ago

0 replies • 12787 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.