• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to debug HAL check error messages?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 18335 views
  • Discussion

    randomize() question

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 16365 views
  • Discussion

    C++ Object life cycle through SV DPI

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    11 replies • 23565 views
  • Discussion

    'class' not implemented??

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 9187 views
  • Discussion

    System verilog and System C

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 22887 views
  • Discussion

    C++ code through DPI simulation error?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    18 replies • 33992 views
  • Discussion

    HD AUdio Interface

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 16113 views
  • Discussion

    Equivalent of AHB eVC in system verilog

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15673 views
  • Discussion

    Search Path and Packages, Interface, etc.

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 17546 views
  • Discussion

    HD Audio eVC/uVC

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 585 views
  • Discussion

    IPCM question?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 16164 views
  • Discussion

    Can I force or probe a signal in vhdl module from verilog top testbench?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 20472 views
  • Discussion

    How to tackle 'Aborted' properties.

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 6919 views
  • Discussion

    How frequently should Transactor work?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15331 views
  • Discussion

    Internal IUS error

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 19359 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information