Functional Verification

Latest Posts

Discussion

parametrized cover class instance mapping in vplan

Category: Functional Verification

By yoshiko

$usertype
•
started over 7 years ago

0 replies • 13702 views
Discussion

AMS Netlister Error: "Illegal non-local reference to constant function [10.3.5(IEEE)]"

Category: Functional Verification

By Abel Ace

$usertype
•
started over 7 years ago

0 replies • 906 views
Discussion

SDF back annotation in systemVerilog design using interfaces

Category: Functional Verification

By arash1902

$usertype
•
started over 7 years ago

0 replies • 15239 views
Discussion

Where can I ask tools question on Synopsys VCS simulator?

Category: Functional Verification

By Ncsim User 1

$usertype
•
started over 7 years ago

0 replies • 14823 views
Discussion

xrun timing check

Category: Functional Verification

By FormerMember

$usertype
•
updated over 7 years ago by cmarqu42

1 replies • 5298 views
Discussion

NC-Verilog user manual

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by StephenH

3 replies • 37484 views
Discussion

Replace "`includes" with in-line modules - NC-Verilog

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by anmos

1 replies • 5863 views
Discussion

How to get the output from this button in Simvison(counts of edge, high/low time...) by tcl command?

Category: Functional Verification

By Jeff000

$usertype
•
started over 7 years ago

0 replies • 1415 views
Discussion

ERROR: ncvlog: *E,EXPRLC (/file/hierarchy/**.sv,14|18): expecting a left brace ('{') [SystemVerilog]. (Prohibited pattern (?-xism:\*E,))

Category: Functional Verification

By khan2018

$usertype
•
started over 7 years ago

0 replies • 948 views
Discussion

Constraints for multidimensional array

Category: Functional Verification

By Egor

$usertype
•
updated over 7 years ago by Egor

2 replies • 17098 views
Discussion

How to remove multiple Markers quickly in Simvision?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 7 years ago by HariPrashanth

1 replies • 3608 views
Discussion

Specman - init a param value of internal sequence (execute from another sequence) directly from test

Category: Functional Verification

By sara8

$usertype
•
started over 7 years ago

0 replies • 983 views
Discussion

How to query if a database has been opened in Simvision with tcl command?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 7 years ago by cmarqu42

1 replies • 2556 views
Discussion

Using strings in constraints to randomize data

Category: Functional Verification

By PSAM

$usertype
•
updated over 7 years ago by PSAM

2 replies • 17307 views
Discussion

cannot pass uvm_sequence_item to send_to_dut

Category: Functional Verification

By Sporadic Crash

$usertype
•
updated over 7 years ago by TAM1

1 replies • 14280 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.