Functional Verification

Latest Posts

Discussion

NC-Verilog user manual

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by StephenH

3 replies • 36757 views
Discussion

Replace "`includes" with in-line modules - NC-Verilog

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by anmos

1 replies • 5748 views
Discussion

How to get the output from this button in Simvison(counts of edge, high/low time...) by tcl command?

Category: Functional Verification

By Jeff000

$usertype
•
started over 7 years ago

0 replies • 1377 views
Discussion

ERROR: ncvlog: *E,EXPRLC (/file/hierarchy/**.sv,14|18): expecting a left brace ('{') [SystemVerilog]. (Prohibited pattern (?-xism:\*E,))

Category: Functional Verification

By khan2018

$usertype
•
started over 7 years ago

0 replies • 905 views
Discussion

Constraints for multidimensional array

Category: Functional Verification

By Egor

$usertype
•
updated over 7 years ago by Egor

2 replies • 16656 views
Discussion

How to remove multiple Markers quickly in Simvision?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 7 years ago by HariPrashanth

1 replies • 3472 views
Discussion

Specman - init a param value of internal sequence (execute from another sequence) directly from test

Category: Functional Verification

By sara8

$usertype
•
started over 7 years ago

0 replies • 938 views
Discussion

How to query if a database has been opened in Simvision with tcl command?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 7 years ago by cmarqu42

1 replies • 2462 views
Discussion

Using strings in constraints to randomize data

Category: Functional Verification

By PSAM

$usertype
•
updated over 7 years ago by PSAM

2 replies • 16912 views
Discussion

cannot pass uvm_sequence_item to send_to_dut

Category: Functional Verification

By Sporadic Crash

$usertype
•
updated over 7 years ago by TAM1

1 replies • 13926 views
Discussion

Create Functional Verilog from Schematic.

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by anmos

6 replies • 21708 views
Discussion

Unable to simulate Verilog Testbench - 'lic_error-18'

Category: Functional Verification

By anmos

$usertype
•
updated over 7 years ago by anmos

5 replies • 6057 views
Discussion

How to use uvm_agent for sequencing

Category: Functional Verification

By Sporadic Crash

$usertype
•
updated over 7 years ago by Sporadic Crash

4 replies • 19303 views
Discussion

Multi Dimensional Dynamic Array Constraint support Issue in System Verilog/UVM

Category: Functional Verification

By mahee424

$usertype
•
updated over 7 years ago by mahee424

3 replies • 3739 views
Discussion

Multi Dimensional Dynamic Array Constraint support Issue in System Verilog/UVM

Category: Functional Verification

By mahee424

$usertype
•
updated over 7 years ago by mahee424

3 replies • 4796 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.