Functional Verification

Latest Posts

Discussion

Sharing memory between SV and DPI-C methods

Category: Functional Verification

By StephenH

$usertype
•
updated over 9 years ago by EML1

3 replies • 24493 views
Discussion

ISSUE : Cumulative coverage issue in IMC

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by mahee424

6 replies • 20631 views
Discussion

ISSUE: Merging coverage databases for more than 100 testcases

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by mahee424

2 replies • 16313 views
Discussion

irun/ncsim/ncvlog SystemVerilog support options

Category: Functional Verification

By SimhanAnalog

$usertype
•
updated over 9 years ago by StephenH

3 replies • 17212 views
Discussion

irun support for STIL or WGL file input

Category: Functional Verification

By mjtorrie68

$usertype
•
started over 9 years ago

0 replies • 14291 views
Discussion

Capacitor model SystemVerilog

Category: Functional Verification

By NE555

$usertype
•
updated over 9 years ago by ronvogelsong

8 replies • 25005 views
Discussion

Simulator ignores attributes during elaboration

Category: Functional Verification

By FormerMember

$usertype
•
started over 9 years ago

0 replies • 3330 views
Discussion

Waveform of task in class?

Category: Functional Verification

By archive

$usertype
•
updated over 9 years ago by StephenH

2 replies • 15319 views
Discussion

What is FUNTSK? A fun task?

Category: Functional Verification

By SysTom

$usertype
•
updated over 9 years ago by StephenH

2 replies • 15186 views
Discussion

Influencing the mapping process

Category: Functional Verification

By Implophant

$usertype
•
started over 9 years ago

0 replies • 13565 views
Discussion

UVM variables in waveform aren't displayed instantly

Category: Functional Verification

By RenePi

$usertype
•
updated over 9 years ago by RenePi

1 replies • 2552 views
Discussion

simvision: how to add all signals in design to waves

Category: Functional Verification

By SysTom

$usertype
•
updated over 9 years ago by SysTom

4 replies • 25508 views
Discussion

Tool for tracing x propagation

Category: Functional Verification

By ReubenMijares

$usertype
•
started over 9 years ago

0 replies • 13724 views
Discussion

Adding -xprop option causes license issue

Category: Functional Verification

By ReubenMijares

$usertype
•
updated over 9 years ago by ReubenMijares

2 replies • 4131 views
Discussion

Create System Verilog library

Category: Functional Verification

By NE555

$usertype
•
started over 9 years ago

0 replies • 14723 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.