Functional Verification

Latest Posts

Discussion

IRUN command to change the Assertion severity level

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by StephenH

5 replies • 20915 views
Discussion

cover property evaluation error

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by mahee424

2 replies • 15213 views
Discussion

Query regarding the usage of analog assertions in systemverilog file

Category: Functional Verification

By susanta

$usertype
•
updated over 10 years ago by tpylant

6 replies • 17677 views
Discussion

Redirect Spectre results to buffer

Category: Functional Verification

By Khenglish

$usertype
•
updated over 10 years ago by Khenglish

2 replies • 14526 views
Discussion

Running Multiple Test Cases back to back (Regression)

Category: Functional Verification

By lijoostenk

$usertype
•
started over 10 years ago

0 replies • 15022 views
Discussion

ERROR : Object found for name dut.register but language domain is not supported !!

Category: Functional Verification

By zoombarabar

$usertype
•
updated over 10 years ago by zoombarabar

4 replies • 18076 views
Discussion

Regression Testing in UVM

Category: Functional Verification

By Eliz

$usertype
•
updated over 10 years ago by Eliz

2 replies • 17838 views
Discussion

ncelab: *E, CUVPOM: Port name '{*Name Protected*}' is invalid or has multiple conections

Category: Functional Verification

By Jyaray

$usertype
•
updated over 10 years ago by StephenH

1 replies • 10585 views
Discussion

Transition model of the hardware design by Cadence IFV

Category: Functional Verification

By RAJGD

$usertype
•
updated over 10 years ago by RAJGD

2 replies • 14574 views
Discussion

Reg: generating a .vsif file before running a regression in vManager 15.10

Category: Functional Verification

By Shobith

$usertype
•
updated over 10 years ago by StephenH

3 replies • 22872 views
Discussion

Error of undeclared identifier while calling c-function in VHDL with ncsim

Category: Functional Verification

By jayvyas13

$usertype
•
updated over 10 years ago by StephenH

1 replies • 15701 views
Discussion

Simulation in NCSIM

Category: Functional Verification

By Eliz

$usertype
•
updated over 10 years ago by StephenH

1 replies • 15313 views
Discussion

Error in Elaboration in UVM environment

Category: Functional Verification

By sunil kr

$usertype
•
updated over 10 years ago by Beth tamm

6 replies • 28215 views
Discussion

Verification of connectivity at top-level

Category: Functional Verification

By batari123

$usertype
•
updated over 10 years ago by ckomar

1 replies • 14404 views
Discussion

Using EEnet in SystemVerilog models

Category: Functional Verification

By Robert Peruzzi

$usertype
•
updated over 10 years ago by Robert Peruzzi

6 replies • 25637 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.