Functional Verification

Latest Posts

Discussion

Need help in Verilog file creation

Category: Functional Verification

By mahee424

$usertype
•
updated over 10 years ago by mahee424

1 replies • 14324 views
Discussion

Spectre processes sleep for random interval

Category: Functional Verification

By Khenglish

$usertype
•
started over 10 years ago

0 replies • 13820 views
Discussion

Setting variable value from command line

Category: Functional Verification

By mahee424

$usertype
•
started over 10 years ago

0 replies • 13698 views
Discussion

How to make verilog function calls from non-DPI C model ?

Category: Functional Verification

By YHLiu

$usertype
•
started over 10 years ago

0 replies • 15786 views
Discussion

Setting up simulation for UVM

Category: Functional Verification

By Heisenberg

$usertype
•
updated over 10 years ago by tpylant

1 replies • 16659 views
Discussion

Forcing Verilog signal simple_port with pli_access == TRUE in Specman

Category: Functional Verification

By mjzintc

$usertype
•
updated over 10 years ago by mjzintc

4 replies • 17695 views
Discussion

Whether DPI - C functions can be used in the environment where the top is in C.

Category: Functional Verification

By Vimala

$usertype
•
updated over 10 years ago by arnabd88

2 replies • 2019 views
Discussion

Generating a verilog netlist

Category: Functional Verification

By DhavalShah

$usertype
•
updated over 10 years ago by Anonymous

1 replies • 14990 views
Discussion

debug when model violates the TLM 2.0 base protocol

Category: Functional Verification

By ciroceissler

$usertype
•
started over 10 years ago

0 replies • 13535 views
Discussion

VHDL sensitivity list checking in Incisive

Category: Functional Verification

By CaveSpiderTech

$usertype
•
updated over 10 years ago by CaveSpiderTech

2 replies • 14986 views
Discussion

SystemC Verification float representation using integer constraints

Category: Functional Verification

By FormerMember

$usertype
•
started over 10 years ago

0 replies • 4652 views
Discussion

"SVSEED set from command line" does not appear in log file.

Category: Functional Verification

By bgpradeep

$usertype
•
updated over 10 years ago by Selvavinayak

1 replies • 1662 views
Discussion

Controlling Seed to multi langauge verification environment

Category: Functional Verification

By jaichandra

$usertype
•
updated over 10 years ago by jaichandra

5 replies • 16039 views
Discussion

IFV connectivity Check failure debug

Category: Functional Verification

By rajuchavan1

$usertype
•
updated over 10 years ago by rajuchavan1

4 replies • 15493 views
Discussion

Convergence Problem

Category: Functional Verification

By ANALOG DES

$usertype
•
updated over 10 years ago by ANALOG DES

1 replies • 15232 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.