• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Using EEnet in SystemVerilog models

    Category: Functional Verification

    By Robert Peruzzi

    •

    updated over 10 years ago by Robert Peruzzi

    6 replies • 27343 views
  • Discussion

    Need help in Verilog file creation

    Category: Functional Verification

    By mahee424

    •

    updated over 10 years ago by mahee424

    1 replies • 15045 views
  • Discussion

    Spectre processes sleep for random interval

    Category: Functional Verification

    By Khenglish

    •

    started over 10 years ago

    0 replies • 14564 views
  • Discussion

    Setting variable value from command line

    Category: Functional Verification

    By mahee424

    •

    started over 10 years ago

    0 replies • 14358 views
  • Discussion

    How to make verilog function calls from non-DPI C model ?

    Category: Functional Verification

    By YHLiu

    •

    started over 10 years ago

    0 replies • 16767 views
  • Discussion

    Setting up simulation for UVM

    Category: Functional Verification

    By Heisenberg

    •

    updated over 10 years ago by tpylant

    1 replies • 17512 views
  • Discussion

    Forcing Verilog signal simple_port with pli_access == TRUE in Specman

    Category: Functional Verification

    By mjzintc

    •

    updated over 10 years ago by mjzintc

    4 replies • 18845 views
  • Discussion

    Whether DPI - C functions can be used in the environment where the top is in C.

    Category: Functional Verification

    By Vimala

    •

    updated over 10 years ago by arnabd88

    2 replies • 2344 views
  • Discussion

    Generating a verilog netlist

    Category: Functional Verification

    By DhavalShah

    •

    updated over 10 years ago by Anonymous

    1 replies • 15735 views
  • Discussion

    debug when model violates the TLM 2.0 base protocol

    Category: Functional Verification

    By ciroceissler

    •

    started over 10 years ago

    0 replies • 14176 views
  • Discussion

    VHDL sensitivity list checking in Incisive

    Category: Functional Verification

    By CaveSpiderTech

    •

    updated over 10 years ago by CaveSpiderTech

    2 replies • 15811 views
  • Discussion

    SystemC Verification float representation using integer constraints

    Category: Functional Verification

    By FormerMember

    •

    started over 10 years ago

    0 replies • 4733 views
  • Discussion

    "SVSEED set from command line" does not appear in log file.

    Category: Functional Verification

    By bgpradeep

    •

    updated over 11 years ago by Selvavinayak

    1 replies • 1856 views
  • Discussion

    Controlling Seed to multi langauge verification environment

    Category: Functional Verification

    By jaichandra

    •

    updated over 11 years ago by jaichandra

    5 replies • 17069 views
  • Discussion

    IFV connectivity Check failure debug

    Category: Functional Verification

    By rajuchavan1

    •

    updated over 11 years ago by rajuchavan1

    4 replies • 16429 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information