Functional Verification

Latest Posts

Discussion

Simulation in NCSIM

Category: Functional Verification

By Eliz
•
updated over 10 years ago by StephenH

1 replies • 16260 views
Discussion

Error in Elaboration in UVM environment

Category: Functional Verification

By sunil kr
•
updated over 10 years ago by Beth tamm

6 replies • 30127 views
Discussion

Verification of connectivity at top-level

Category: Functional Verification

By batari123
•
updated over 10 years ago by ckomar

1 replies • 15240 views
Discussion

Using EEnet in SystemVerilog models

Category: Functional Verification

By Robert Peruzzi
•
updated over 10 years ago by Robert Peruzzi

6 replies • 27950 views
Discussion

Need help in Verilog file creation

Category: Functional Verification

By mahee424
•
updated over 10 years ago by mahee424

1 replies • 15100 views
Discussion

Spectre processes sleep for random interval

Category: Functional Verification

By Khenglish
•
started over 10 years ago

0 replies • 14671 views
Discussion

Setting variable value from command line

Category: Functional Verification

By mahee424
•
started over 10 years ago

0 replies • 14393 views
Discussion

How to make verilog function calls from non-DPI C model ?

Category: Functional Verification

By YHLiu
•
started over 11 years ago

0 replies • 16866 views
Discussion

Setting up simulation for UVM

Category: Functional Verification

By Heisenberg
•
updated over 11 years ago by tpylant

1 replies • 17607 views
Discussion

Forcing Verilog signal simple_port with pli_access == TRUE in Specman

Category: Functional Verification

By mjzintc
•
updated over 11 years ago by mjzintc

4 replies • 19002 views
Discussion

Whether DPI - C functions can be used in the environment where the top is in C.

Category: Functional Verification

By Vimala
•
updated over 11 years ago by arnabd88

2 replies • 2447 views
Discussion

Generating a verilog netlist

Category: Functional Verification

By DhavalShah
•
updated over 11 years ago by Anonymous

1 replies • 15841 views
Discussion

debug when model violates the TLM 2.0 base protocol

Category: Functional Verification

By ciroceissler
•
started over 11 years ago

0 replies • 14208 views
Discussion

VHDL sensitivity list checking in Incisive

Category: Functional Verification

By CaveSpiderTech
•
updated over 11 years ago by CaveSpiderTech

2 replies • 15925 views
Discussion

SystemC Verification float representation using integer constraints

Category: Functional Verification

By FormerMember
•
started over 11 years ago

0 replies • 4763 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.