Functional Verification

Latest Posts

Discussion

Parameter Configuration-UVM help!!

Category: Functional Verification

By Nhatt

$usertype
•
updated over 10 years ago by StephenH

1 replies • 15039 views
Discussion

cannot find urm_defines.svh

Category: Functional Verification

By rashmikant

$usertype
•
updated over 10 years ago by StephenH

8 replies • 19341 views
Discussion

How to use cve_coverage_save_nc?

Category: Functional Verification

By ciroceissler

$usertype
•
updated over 10 years ago by StephenH

1 replies • 14501 views
Discussion

Looking for the values of UVM register model in the simulation

Category: Functional Verification

By zoombarabar

$usertype
•
updated over 10 years ago by StephenH

3 replies • 15623 views
Discussion

Bind interface UVM issue

Category: Functional Verification

By Nhatt

$usertype
•
updated over 10 years ago by Nhatt

1 replies • 15873 views
Discussion

how to merge the coverage report using IMC?

Category: Functional Verification

By guest4cadence

$usertype
•
updated over 10 years ago by VARUN MARICHI

5 replies • 38398 views
Discussion

Irun not accepted systemverilog macro

Category: Functional Verification

By vvgulyaev

$usertype
•
updated over 10 years ago by StephenH

1 replies • 6753 views
Discussion

Broken Coverage Definition in VPLAN

Category: Functional Verification

By TimEwins

$usertype
•
updated over 10 years ago by TimEwins

1 replies • 13923 views
Discussion

$nc_force never raises an error in ncsim

Category: Functional Verification

By zoombarabar

$usertype
•
started over 10 years ago

0 replies • 13765 views
Discussion

ncsim: *E,TRSRANGE: range constraint violation (signal update).

Category: Functional Verification

By zoombarabar

$usertype
•
updated over 10 years ago by zoombarabar

2 replies • 2522 views
Discussion

How to Check UVM debug variable in Cadence Simvision...

Category: Functional Verification

By Selvavinayak

$usertype
•
updated over 10 years ago by WilliamLavenia

5 replies • 17344 views
Discussion

timing loops in Encounter

Category: Functional Verification

By Kaf83

$usertype
•
updated over 10 years ago by spyridoula

1 replies • 13854 views
Discussion

Post-layout simulation eval error

Category: Functional Verification

By frasheed

$usertype
•
started over 10 years ago

0 replies • 13495 views
Discussion

memory profile using simvision simulator

Category: Functional Verification

By sulagna12345

$usertype
•
started over 10 years ago

0 replies • 14077 views
Discussion

UVM_ML (SystemC + SystemVerilog TB)

Category: Functional Verification

By vitok

$usertype
•
updated over 10 years ago by vitok

3 replies • 15536 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.