Functional Verification

Latest Posts

Discussion

How to use cve_coverage_save_nc?

Category: Functional Verification

By ciroceissler
•
updated over 10 years ago by StephenH

1 replies • 13728 views
Discussion

Looking for the values of UVM register model in the simulation

Category: Functional Verification

By zoombarabar
•
updated over 10 years ago by StephenH

3 replies • 14762 views
Discussion

Bind interface UVM issue

Category: Functional Verification

By Nhatt
•
updated over 10 years ago by Nhatt

1 replies • 15058 views
Discussion

how to merge the coverage report using IMC?

Category: Functional Verification

By guest4cadence
•
updated over 10 years ago by VARUN MARICHI

5 replies • 36258 views
Discussion

Irun not accepted systemverilog macro

Category: Functional Verification

By vvgulyaev
•
updated over 10 years ago by StephenH

1 replies • 6507 views
Discussion

Broken Coverage Definition in VPLAN

Category: Functional Verification

By TimEwins
•
updated over 10 years ago by TimEwins

1 replies • 13218 views
Discussion

$nc_force never raises an error in ncsim

Category: Functional Verification

By zoombarabar
•
started over 10 years ago

0 replies • 13089 views
Discussion

ncsim: *E,TRSRANGE: range constraint violation (signal update).

Category: Functional Verification

By zoombarabar
•
updated over 10 years ago by zoombarabar

2 replies • 2280 views
Discussion

How to Check UVM debug variable in Cadence Simvision...

Category: Functional Verification

By Selvavinayak
•
updated over 10 years ago by WilliamLavenia

5 replies • 16225 views
Discussion

timing loops in Encounter

Category: Functional Verification

By Kaf83
•
updated over 10 years ago by spyridoula

1 replies • 13123 views
Discussion

Post-layout simulation eval error

Category: Functional Verification

By frasheed
•
started over 10 years ago

0 replies • 12849 views
Discussion

memory profile using simvision simulator

Category: Functional Verification

By sulagna12345
•
started over 10 years ago

0 replies • 13421 views
Discussion

UVM_ML (SystemC + SystemVerilog TB)

Category: Functional Verification

By vitok
•
updated over 10 years ago by vitok

3 replies • 14646 views
Discussion

Practical guide to integrate Specman with a ISS

Category: Functional Verification

By FormerMember
•
updated over 10 years ago by FormerMember

2 replies • 5205 views
Discussion

using sys.realtime

Category: Functional Verification

By Yael K
•
started over 10 years ago

0 replies • 13166 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.