Functional Verification

Latest Posts

Discussion

HAL lint check design_info file

Category: Functional Verification

By zeoshin

$usertype
•
updated over 10 years ago by StephenH

1 replies • 17546 views
Discussion

UVM Monitor Help!!!

Category: Functional Verification

By Nhatt

$usertype
•
updated over 10 years ago by StephenH

1 replies • 14939 views
Discussion

[HELP] Error on cosimulation of VHDL and SystemC with e testbench

Category: Functional Verification

By Vinicius Alves

$usertype
•
updated over 10 years ago by hannes

4 replies • 16142 views
Discussion

DMS UVC Components

Category: Functional Verification

By andersonsv

$usertype
•
updated over 10 years ago by andersonsv

2 replies • 15458 views
Discussion

e generation question

Category: Functional Verification

By myonlyscreen

$usertype
•
updated over 10 years ago by hannes

1 replies • 13988 views
Discussion

Parameter Configuration-UVM help!!

Category: Functional Verification

By Nhatt

$usertype
•
updated over 10 years ago by StephenH

1 replies • 15421 views
Discussion

cannot find urm_defines.svh

Category: Functional Verification

By rashmikant

$usertype
•
updated over 10 years ago by StephenH

8 replies • 19913 views
Discussion

How to use cve_coverage_save_nc?

Category: Functional Verification

By ciroceissler

$usertype
•
updated over 10 years ago by StephenH

1 replies • 14863 views
Discussion

Looking for the values of UVM register model in the simulation

Category: Functional Verification

By zoombarabar

$usertype
•
updated over 10 years ago by StephenH

3 replies • 16072 views
Discussion

Bind interface UVM issue

Category: Functional Verification

By Nhatt

$usertype
•
updated over 10 years ago by Nhatt

1 replies • 16290 views
Discussion

how to merge the coverage report using IMC?

Category: Functional Verification

By guest4cadence

$usertype
•
updated over 10 years ago by VARUN MARICHI

5 replies • 39312 views
Discussion

Irun not accepted systemverilog macro

Category: Functional Verification

By vvgulyaev

$usertype
•
updated over 10 years ago by StephenH

1 replies • 6849 views
Discussion

Broken Coverage Definition in VPLAN

Category: Functional Verification

By TimEwins

$usertype
•
updated over 10 years ago by TimEwins

1 replies • 14291 views
Discussion

$nc_force never raises an error in ncsim

Category: Functional Verification

By zoombarabar

$usertype
•
started over 10 years ago

0 replies • 14117 views
Discussion

ncsim: *E,TRSRANGE: range constraint violation (signal update).

Category: Functional Verification

By zoombarabar

$usertype
•
updated over 10 years ago by zoombarabar

2 replies • 2605 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.