Functional Verification

Latest Posts

Discussion

Xcelium simulator is not running when vhpi application is loaded.

Category: Functional Verification

By John Davis
•
updated over 2 years ago by John Davis

9 replies • 10108 views
Discussion

vManager Error "Failed to send chunk"

Category: Functional Verification

By omerp852
•
updated over 2 years ago by StephenH

1 replies • 1481 views
Discussion

MISE(Multi-Snapshot Incremental Elaboration)with Gate level files

Category: Functional Verification

By meowww
•
updated over 2 years ago by StephenH

1 replies • 2412 views
Discussion

why my xrun does not compile UVM library package automatically？

Category: Functional Verification

By galenxiao
•
updated over 2 years ago by StephenH

1 replies • 9589 views
Discussion

Xcelium 21.09 Installation setting and manual(?)

Category: Functional Verification

By zhliang
•
updated over 2 years ago by zhliang

5 replies • 26727 views
Discussion

Xprop reset setting in tcl

Category: Functional Verification

By smseok
•
started over 2 years ago

0 replies • 6046 views
Discussion

Error : lps_1801 elaboration : *E,MTOMDU : More than one unit matches 'TESTBENCH'

Category: Functional Verification

By Zero00
•
updated over 2 years ago by Zero00

6 replies • 4717 views
Discussion

Windows/ Mac compatibility for Cadence softwares

Category: Functional Verification

By asiddharthrao
•
updated over 2 years ago by StephenH

1 replies • 11209 views
Discussion

xcellium compiles every RTL hierarchy into a "library_cell", how do I get rid of that?

Category: Functional Verification

By mxlusereight
•
updated over 2 years ago by mxlusereight

2 replies • 1813 views
Discussion

simvision

Category: Functional Verification

By schetan
•
started over 2 years ago

0 replies • 6190 views
Discussion

<EE> ERROR: VRsrc instance behavioral_modelling_doubler_full.I26.S0o node P unconverged at T=125005ns

Category: Functional Verification

By swethasam
•
started over 2 years ago

0 replies • 586 views
Discussion

unable to simulate VHDL record constant assignment through component port

Category: Functional Verification

By Hunen
•
updated over 2 years ago by tpylant

3 replies • 7483 views
Discussion

Can queues be used to drive RTL?

Category: Functional Verification

By shareefj
•
updated over 2 years ago by shareefj

5 replies • 7661 views
Discussion

Xcelium: Link a third-party library to your simulation

Category: Functional Verification

By Anas2023a95
•
updated over 2 years ago by StephenH

10 replies • 15529 views
Discussion

Why does simvision sometimes causes the desktop freezed?

Category: Functional Verification

By aICer
•
updated over 2 years ago by HoWei

5 replies • 10870 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.