Functional Verification

Latest Posts

Discussion

Irun error MXINDR with a verilog PLL model wrapper written in VHDL, any way to workaround?

Category: Functional Verification

By mxlusereight

$usertype
•
updated over 2 years ago by mxlusereight

2 replies • 7736 views
Discussion

How to Map covergroup from present regression database to a reference vPlan

Category: Functional Verification

By Rolly

$usertype
•
updated over 2 years ago by StephenH

1 replies • 7789 views
Discussion

Xcelium waveform dump into custom directory

Category: Functional Verification

By DamianRRR

$usertype
•
updated over 2 years ago by StephenH

1 replies • 10313 views
Discussion

System Verilog: always @( * ) is not working, but explicit declaration always @( s1, s1, s3) is working

Category: Functional Verification

By HoWei

$usertype
•
updated over 2 years ago by HoWei

5 replies • 14021 views
Discussion

Jaspergold -- Net does not have a driver

Category: Functional Verification

By Vivek Kakkireni

$usertype
•
updated over 2 years ago by ErikSeligman

1 replies • 2933 views
Discussion

How do I add signal probes to Simvision waveform viewer?

Category: Functional Verification

By ianmurph

$usertype
•
updated over 2 years ago by StephenH

19 replies • 28142 views
Discussion

What is Xcelium's equivalent of VCS's deraceclockdata option?

Category: Functional Verification

By Vijayvithal

$usertype
•
updated over 2 years ago by StephenH

3 replies • 5703 views
Discussion

Xcelium simulator is not running when vhpi application is loaded.

Category: Functional Verification

By John Davis

$usertype
•
updated over 2 years ago by John Davis

9 replies • 12399 views
Discussion

vManager Error "Failed to send chunk"

Category: Functional Verification

By omerp852

$usertype
•
updated over 2 years ago by StephenH

1 replies • 1727 views
Discussion

MISE(Multi-Snapshot Incremental Elaboration)with Gate level files

Category: Functional Verification

By meowww

$usertype
•
updated over 2 years ago by StephenH

1 replies • 2873 views
Discussion

why my xrun does not compile UVM library package automatically？

Category: Functional Verification

By galenxiao

$usertype
•
updated over 2 years ago by StephenH

1 replies • 11268 views
Discussion

Xcelium 21.09 Installation setting and manual(?)

Category: Functional Verification

By zhliang

$usertype
•
updated over 2 years ago by zhliang

5 replies • 31648 views
Discussion

Xprop reset setting in tcl

Category: Functional Verification

By smseok

$usertype
•
started over 2 years ago

0 replies • 7137 views
Discussion

Error : lps_1801 elaboration : *E,MTOMDU : More than one unit matches 'TESTBENCH'

Category: Functional Verification

By Zero00

$usertype
•
updated over 2 years ago by Zero00

6 replies • 5680 views
Discussion

Windows/ Mac compatibility for Cadence softwares

Category: Functional Verification

By asiddharthrao

$usertype
•
updated over 2 years ago by StephenH

1 replies • 14123 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.