• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Merging the coverage will overwrite the covergroup reports?

    Category: Functional Verification

    By akagamisg

    •

    updated over 3 years ago by StephenH

    1 replies • 8140 views
  • Discussion

    Debugging constraints with tcl interactive debug mode

    Category: Functional Verification

    By chetan somana

    •

    updated over 3 years ago by chetan somana

    7 replies • 12925 views
  • Discussion

    Is it possible to connect two workspace/simulations via DPI-C?

    Category: Functional Verification

    By mxlusereight

    •

    updated over 3 years ago by StephenH

    1 replies • 1784 views
  • Discussion

    Free version of NC-Verilog

    Category: Functional Verification

    By Daniel Figueiredo

    •

    updated over 3 years ago by StephenH

    3 replies • 10921 views
  • Discussion

    Irun error MXINDR with a verilog PLL model wrapper written in VHDL, any way to workaround?

    Category: Functional Verification

    By mxlusereight

    •

    updated over 3 years ago by mxlusereight

    2 replies • 8841 views
  • Discussion

    How to Map covergroup from present regression database to a reference vPlan

    Category: Functional Verification

    By Rolly

    •

    updated over 3 years ago by StephenH

    1 replies • 8925 views
  • Discussion

    Xcelium waveform dump into custom directory

    Category: Functional Verification

    By DamianRRR

    •

    updated over 3 years ago by StephenH

    1 replies • 11714 views
  • Discussion

    System Verilog: always @( * ) is not working, but explicit declaration always @( s1, s1, s3) is working

    Category: Functional Verification

    By HoWei

    •

    updated over 3 years ago by HoWei

    5 replies • 16786 views
  • Discussion

    Jaspergold -- Net does not have a driver

    Category: Functional Verification

    By Vivek Kakkireni

    •

    updated over 3 years ago by ErikSeligman

    1 replies • 3481 views
  • Discussion

    How do I add signal probes to Simvision waveform viewer?

    Category: Functional Verification

    By ianmurph

    •

    updated over 3 years ago by StephenH

    19 replies • 34480 views
  • Discussion

    What is Xcelium's equivalent of VCS's deraceclockdata option?

    Category: Functional Verification

    By Vijayvithal

    •

    updated over 3 years ago by StephenH

    3 replies • 7014 views
  • Discussion

    Xcelium simulator is not running when vhpi application is loaded.

    Category: Functional Verification

    By John Davis

    •

    updated over 3 years ago by John Davis

    9 replies • 14771 views
  • Discussion

    vManager Error "Failed to send chunk"

    Category: Functional Verification

    By omerp852

    •

    updated over 3 years ago by StephenH

    1 replies • 2041 views
  • Discussion

    MISE(Multi-Snapshot Incremental Elaboration)with Gate level files

    Category: Functional Verification

    By meowww

    •

    updated over 3 years ago by StephenH

    1 replies • 3432 views
  • Discussion

    why my xrun does not compile UVM library package automatically?

    Category: Functional Verification

    By galenxiao

    •

    updated over 3 years ago by StephenH

    1 replies • 13235 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information