Functional Verification

Latest Posts

Discussion

xcellium compiles every RTL hierarchy into a "library_cell", how do I get rid of that?

Category: Functional Verification

By mxlusereight

$usertype
•
updated over 2 years ago by mxlusereight

2 replies • 2330 views
Discussion

simvision

Category: Functional Verification

By schetan

$usertype
•
started over 2 years ago

0 replies • 7329 views
Discussion

<EE> ERROR: VRsrc instance behavioral_modelling_doubler_full.I26.S0o node P unconverged at T=125005ns

Category: Functional Verification

By swethasam

$usertype
•
started over 2 years ago

0 replies • 706 views
Discussion

unable to simulate VHDL record constant assignment through component port

Category: Functional Verification

By Hunen

$usertype
•
updated over 2 years ago by tpylant

3 replies • 8828 views
Discussion

Can queues be used to drive RTL?

Category: Functional Verification

By shareefj

$usertype
•
updated over 2 years ago by shareefj

5 replies • 9031 views
Discussion

Xcelium: Link a third-party library to your simulation

Category: Functional Verification

By Anas2023a95

$usertype
•
updated over 2 years ago by StephenH

10 replies • 18754 views
Discussion

Why does simvision sometimes causes the desktop freezed?

Category: Functional Verification

By aICer

$usertype
•
updated over 2 years ago by HoWei

5 replies • 12594 views
Discussion

Create image from vcd file

Category: Functional Verification

By PontusT

$usertype
•
updated over 2 years ago by PontusT

3 replies • 9895 views
Discussion

Internal SV signal not created properly when simulated with xrun/simvision

Category: Functional Verification

By HoWei

$usertype
•
started over 3 years ago

0 replies • 1449 views
Discussion

SystemVerilog task() output signal does not have correct value

Category: Functional Verification

By HoWei

$usertype
•
updated over 3 years ago by HoWei

4 replies • 12504 views
Discussion

Enabling code coverage deeper into SV function calls

Category: Functional Verification

By efisherdukosi

$usertype
•
updated over 3 years ago by efisherdukosi

5 replies • 13396 views
Discussion

Merge command error

Category: Functional Verification

By Rakeshp97

$usertype
•
updated over 3 years ago by StephenH

3 replies • 10627 views
Discussion

how to generate waveforms with 1) xrun 2) xmsim 3) irun commands ?

Category: Functional Verification

By AE35

$usertype
•
updated over 3 years ago by StephenH

3 replies • 13245 views
Discussion

SimVision Expression Calculator Issue/Help

Category: Functional Verification

By ianmurph

$usertype
•
started over 3 years ago

0 replies • 1973 views
Discussion

How can I exclude simulation failed test cases when coverage is merged without not using vManager?

Category: Functional Verification

By Jason Lee Chet

$usertype
•
updated over 3 years ago by Jason Lee Chet

2 replies • 9165 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.