Logic Design

Latest Posts

Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By admin

$usertype
•
started over 17 years ago

0 replies • 13532 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By admin

$usertype
•
started over 17 years ago

0 replies • 15129 views
Discussion

reporting gate count

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

2 replies • 17771 views
Discussion

Can we read extracted timing model in RC

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 14113 views
Discussion

RTL vs. gate netlist verification mapping problem

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 14556 views
Discussion

Unmapped point (extra)

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 14683 views
Discussion

inverted equivalent points

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 17321 views
Discussion

help needed

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 13795 views
Discussion

Non-equivalences due to different device.

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

1 replies • 13738 views
Discussion

ncelab: *W,BIGWBS

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

4 replies • 3821 views
Discussion

Gate-leve sim, sdf back annotation warnings

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

2 replies • 21090 views
Discussion

flattening synthetic operators

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

2 replies • 14372 views
Discussion

sub architecture selection

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

13 replies • 21148 views
Discussion

Using Ocean scripts to calculate simulation data.

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

3 replies • 14417 views
Discussion

Unmapped point (not-mapped) issue

Category: Logic Design

By archive

$usertype
•
updated over 17 years ago by archive

3 replies • 17586 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.