Logic Design

Latest Posts

Discussion

RTL Compiler: Manually Add Logic Gates

Category: Logic Design

By moogyd

$usertype
•
updated over 15 years ago by grasshopper

2 replies • 14684 views
Discussion

RTL Compiler: non_seq_setup_rising

Category: Logic Design

By moogyd

$usertype
•
updated over 15 years ago by moogyd

4 replies • 15599 views
Discussion

FSM State Optimization

Category: Logic Design

By Scrivner

$usertype
•
updated over 15 years ago by grasshopper

1 replies • 14631 views
Discussion

defined clocks not propagate

Category: Logic Design

By tompy

$usertype
•
updated over 15 years ago by tompy

2 replies • 14912 views
Discussion

Gate mapping in RC

Category: Logic Design

By gchalive

$usertype
•
updated over 15 years ago by gchalive

2 replies • 14173 views
Discussion

How to blast a selected busse in RC ?

Category: Logic Design

By PatBoug

$usertype
•
started over 15 years ago

0 replies • 13420 views
Discussion

Old design from "Valid Logic Systems"

Category: Logic Design

By hap2

$usertype
•
started over 15 years ago

0 replies • 574 views
Discussion

Model Libraries

Category: Logic Design

By Musmar

$usertype
•
started over 15 years ago

0 replies • 13640 views
Discussion

RTL Compiler synthesis problem, memory ports not mapped!!! Generated memory macrocells unusable!!!

Category: Logic Design

By albares

$usertype
•
started over 15 years ago

0 replies • 15688 views
Discussion

How to tell Ambit to use one library for one module and another one for another module

Category: Logic Design

By ericxuo

$usertype
•
updated over 15 years ago by ericxuo

2 replies • 14208 views
Discussion

Illegal assignment to constant

Category: Logic Design

By Jinzhe

$usertype
•
started over 15 years ago

0 replies • 13848 views
Discussion

Problems with IUS08.20.001 and Suse 11.2 64 bits

Category: Logic Design

By yanaek

$usertype
•
updated over 15 years ago by mkapil

1 replies • 13621 views
Discussion

Check for positional parameter assignments?

Category: Logic Design

By JNearing

$usertype
•
updated over 15 years ago by croy

3 replies • 14057 views
Discussion

Problem with Simvision hanging in an endless loop

Category: Logic Design

By Rony Ross

$usertype
•
updated over 15 years ago by mkapil

6 replies • 26072 views
Discussion

Recursive coding in verilog

Category: Logic Design

By gchalive

$usertype
•
updated over 15 years ago by grasshopper

1 replies • 15759 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.