Logic Design

Latest Posts

Discussion

Exclude Paramter name/value during module generation in LEC

Category: Logic Design

By Rafeeq2129

$usertype
•
updated over 12 years ago by Rafeeq2129

2 replies • 2779 views
Discussion

Two warnings(external_delay and CSA rejected)

Category: Logic Design

By 20050710212

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 1073 views
Discussion

module naming with hexadecimal values

Category: Logic Design

By Rafeeq2129

$usertype
•
updated over 12 years ago by tstark

2 replies • 14721 views
Discussion

Command to Store, Restore a RTL Compiler session

Category: Logic Design

By beginer

$usertype
•
updated over 12 years ago by grasshopper

3 replies • 16594 views
Discussion

RTL Compiler: VCD Annotation and CPF

Category: Logic Design

By moogydmaxim

$usertype
•
updated over 12 years ago by moogydmaxim

4 replies • 15909 views
Discussion

Verilog simulation using verilog XL

Category: Logic Design

By OLyonnais

$usertype
•
updated over 12 years ago by tstark

2 replies • 16464 views
Discussion

Error with Vendor-contributed Models in Simulation

Category: Logic Design

By sns22

$usertype
•
updated over 12 years ago by oldmouldy

1 replies • 14062 views
Discussion

ELC - Generic PDK 45 version 3.5 - Redefinition error

Category: Logic Design

By kmmankad

$usertype
•
started over 12 years ago

0 replies • 896 views
Discussion

Power Difference between Analog Simulation and RTL complier estimation

Category: Logic Design

By GreenGraphene

$usertype
•
updated over 12 years ago by Fotios Nt

1 replies • 14102 views
Discussion

Problem occurs when reading vcd in RTL Compiler

Category: Logic Design

By rexnyu

$usertype
•
updated over 12 years ago by rexnyu

5 replies • 18243 views
Discussion

Where is 7400.olb ?

Category: Logic Design

By ArealPerson

$usertype
•
updated over 12 years ago by oldmouldy

1 replies • 14692 views
Discussion

Error : Verilog-2001 feature.

Category: Logic Design

By rexnyu

$usertype
•
updated over 12 years ago by rexnyu

1 replies • 14460 views
Discussion

synthesis warning of undriven signal

Category: Logic Design

By projectd2007

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 18030 views
Discussion

RC ; sdc ; load_of

Category: Logic Design

By Yemelya

$usertype
•
updated over 12 years ago by grasshopper

5 replies • 17309 views
Discussion

Warning during RTL Synthesis

Category: Logic Design

By Arslan

$usertype
•
updated over 12 years ago by admin

4 replies • 17746 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.