Logic Design

Latest Posts

Discussion

TLU support for RC?

Category: Logic Design

By Alex Kli
•
updated over 13 years ago by grasshopper

3 replies • 14263 views
Discussion

unix shell command with slightly complicated commands

Category: Logic Design

By Rashed Islam
•
updated over 13 years ago by grasshopper

7 replies • 15611 views
Discussion

RTL Compiler: Remove Empty Modules

Category: Logic Design

By moogyd
•
updated over 13 years ago by moogyd

2 replies • 15121 views
Discussion

RC report gates

Category: Logic Design

By Stevan
•
updated over 13 years ago by grasshopper

1 replies • 13456 views
Discussion

RTL compiler - synthesis

Category: Logic Design

By Ivan13
•
updated over 13 years ago by grasshopper

1 replies • 2209 views
Discussion

Anyone ever import an ATE tester STDF fail log into Encounter Diagnostics?

Category: Logic Design

By SteveJ
•
started over 13 years ago

0 replies • 12793 views
Discussion

CDC functional checks are not validated for design.

Category: Logic Design

By vaizguy
•
updated over 13 years ago by vaizguy

6 replies • 15617 views
Discussion

RTL Compiler

Category: Logic Design

By Mandate
•
updated over 13 years ago by grasshopper

1 replies • 13197 views
Discussion

LEC - confusion with rtl vs netlist

Category: Logic Design

By bharat1001
•
updated over 13 years ago by croy

1 replies • 2874 views
Discussion

RE: How to change the X and Y axis in OrCAD Probe?

Category: Logic Design

By Alok Tripathi
•
started over 13 years ago

0 replies • 12942 views
Discussion

TIP OF THE MONTH : Reporting similarity between two designs (new for v7.1!)

Category: Logic Design

By archive
•
updated over 13 years ago by MaheshSiddappa

1 replies • 13069 views
Discussion

RC -- how to report the hold viols ?

Category: Logic Design

By nozuey
•
updated over 13 years ago by bmiller

4 replies • 3754 views
Discussion

starting RTL compiler and Encounter

Category: Logic Design

By jun1119
•
updated over 13 years ago by grasshopper

1 replies • 14339 views
Discussion

RTL Compiler Error message [VLOGPT-46] [read_hdl]

Category: Logic Design

By naveenkumar
•
updated over 13 years ago by croy

1 replies • 15153 views
Discussion

problem with reading TCF - file in RC

Category: Logic Design

By Alex Kli
•
updated over 13 years ago by grasshopper

3 replies • 2886 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.