Logic Design

Latest Posts

Discussion

Getting Warning X library error detected while trying to open gui for CCD

Category: Logic Design

By rgaddh

$usertype
•
updated over 15 years ago by croy

1 replies • 14406 views
Discussion

How do I count that how mant parts are in the library?

Category: Logic Design

By Jennie

$usertype
•
updated over 15 years ago by Jennie

1 replies • 13968 views
Discussion

Heterogeneous and homogeneous library part issue

Category: Logic Design

By Jennie

$usertype
•
updated over 15 years ago by Jennie

1 replies • 15146 views
Discussion

Increasing the Simulation Step Time for 1 ns..?

Category: Logic Design

By Sunil Kumar K

$usertype
•
updated over 15 years ago by Abha

1 replies • 13945 views
Discussion

ungrouping certain hierarchies (RTLC loop issue)

Category: Logic Design

By Kamal Kundu

$usertype
•
updated over 15 years ago by grasshopper

1 replies • 16198 views
Discussion

report_case_analysis in RTL Compiler

Category: Logic Design

By Kamal Kundu

$usertype
•
updated over 15 years ago by grasshopper

1 replies • 14106 views
Discussion

Properties editor display format

Category: Logic Design

By Jennie

$usertype
•
updated over 15 years ago by Jennie

2 replies • 14145 views
Discussion

2nd TIP OF THE MONTH : Beware Incomplete Libraries

Category: Logic Design

By archive

$usertype
•
updated over 15 years ago by croy

2 replies • 13855 views
Discussion

altium sch. to allegro

Category: Logic Design

By jpacd1x

$usertype
•
started over 15 years ago

0 replies • 13332 views
Discussion

RTL design

Category: Logic Design

By JLKL

$usertype
•
started over 15 years ago

0 replies • 13437 views
Discussion

Square Wave oscillator output error

Category: Logic Design

By Electriconic

$usertype
•
updated over 15 years ago by acnetreatment

2 replies • 14533 views
Discussion

verilog . D-latch with memory.

Category: Logic Design

By dvdeepak

$usertype
•
updated over 15 years ago by dvdeepak

2 replies • 16693 views
Discussion

Complier error

Category: Logic Design

By jahanzebanwer

$usertype
•
updated over 15 years ago by tpylant

1 replies • 13735 views
Discussion

cds_thru woes in Diva LVS and DRC

Category: Logic Design

By asd1815

$usertype
•
started over 15 years ago

0 replies • 13775 views
Discussion

RTL compiler - eleborate issue.

Category: Logic Design

By sandeepsuhas

$usertype
•
updated over 15 years ago by mclarke

1 replies • 3135 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.