Logic Design

Latest Posts

Discussion

RTL Synthesis

Category: Logic Design

By Orion007
•
started over 14 years ago

0 replies • 14373 views
Discussion

ask one question about the location of the reserve bit in register

Category: Logic Design

By redrabbit
•
updated over 14 years ago by grasshopper

1 replies • 14889 views
Discussion

TLU support for RC?

Category: Logic Design

By Alex Kli
•
updated over 14 years ago by grasshopper

3 replies • 16330 views
Discussion

unix shell command with slightly complicated commands

Category: Logic Design

By Rashed Islam
•
updated over 14 years ago by grasshopper

7 replies • 18100 views
Discussion

RTL Compiler: Remove Empty Modules

Category: Logic Design

By moogyd
•
updated over 14 years ago by moogyd

2 replies • 17227 views
Discussion

RC report gates

Category: Logic Design

By Stevan
•
updated over 14 years ago by grasshopper

1 replies • 15301 views
Discussion

RTL compiler - synthesis

Category: Logic Design

By Ivan13
•
updated over 14 years ago by grasshopper

1 replies • 2762 views
Discussion

Anyone ever import an ATE tester STDF fail log into Encounter Diagnostics?

Category: Logic Design

By SteveJ
•
started over 14 years ago

0 replies • 14465 views
Discussion

CDC functional checks are not validated for design.

Category: Logic Design

By vaizguy
•
updated over 14 years ago by vaizguy

6 replies • 18306 views
Discussion

RTL Compiler

Category: Logic Design

By Mandate
•
updated over 14 years ago by grasshopper

1 replies • 14998 views
Discussion

LEC - confusion with rtl vs netlist

Category: Logic Design

By bharat1001
•
updated over 14 years ago by croy

1 replies • 3447 views
Discussion

RE: How to change the X and Y axis in OrCAD Probe?

Category: Logic Design

By Alok Tripathi
•
started over 14 years ago

0 replies • 14561 views
Discussion

TIP OF THE MONTH : Reporting similarity between two designs (new for v7.1!)

Category: Logic Design

By archive
•
updated over 14 years ago by MaheshSiddappa

1 replies • 14839 views
Discussion

RC -- how to report the hold viols ?

Category: Logic Design

By nozuey
•
updated over 14 years ago by bmiller

4 replies • 4913 views
Discussion

starting RTL compiler and Encounter

Category: Logic Design

By jun1119
•
updated over 14 years ago by grasshopper

1 replies • 16449 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.