• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    power estimation using rc

    Category: Logic Design

    By RCsyn

    •

    started over 14 years ago

    0 replies • 14591 views
  • Discussion

    RC synthesis flows

    Category: Logic Design

    By sureshm

    •

    updated over 14 years ago by sureshm

    4 replies • 19231 views
  • Discussion

    RTL Synthesis

    Category: Logic Design

    By Orion007

    •

    started over 14 years ago

    0 replies • 14453 views
  • Discussion

    ask one question about the location of the reserve bit in register

    Category: Logic Design

    By redrabbit

    •

    updated over 14 years ago by grasshopper

    1 replies • 14974 views
  • Discussion

    TLU support for RC?

    Category: Logic Design

    By Alex Kli

    •

    updated over 14 years ago by grasshopper

    3 replies • 16459 views
  • Discussion

    unix shell command with slightly complicated commands

    Category: Logic Design

    By Rashed Islam

    •

    updated over 14 years ago by grasshopper

    7 replies • 18304 views
  • Discussion

    RTL Compiler: Remove Empty Modules

    Category: Logic Design

    By moogyd

    •

    updated over 14 years ago by moogyd

    2 replies • 17327 views
  • Discussion

    RC report gates

    Category: Logic Design

    By Stevan

    •

    updated over 14 years ago by grasshopper

    1 replies • 15406 views
  • Discussion

    RTL compiler - synthesis

    Category: Logic Design

    By Ivan13

    •

    updated over 14 years ago by grasshopper

    1 replies • 2892 views
  • Discussion

    Anyone ever import an ATE tester STDF fail log into Encounter Diagnostics?

    Category: Logic Design

    By SteveJ

    •

    started over 14 years ago

    0 replies • 14528 views
  • Discussion

    CDC functional checks are not validated for design.

    Category: Logic Design

    By vaizguy

    •

    updated over 14 years ago by vaizguy

    6 replies • 18527 views
  • Discussion

    RTL Compiler

    Category: Logic Design

    By Mandate

    •

    updated over 14 years ago by grasshopper

    1 replies • 15113 views
  • Discussion

    LEC - confusion with rtl vs netlist

    Category: Logic Design

    By bharat1001

    •

    updated over 14 years ago by croy

    1 replies • 3526 views
  • Discussion

    RE: How to change the X and Y axis in OrCAD Probe?

    Category: Logic Design

    By Alok Tripathi

    •

    started over 14 years ago

    0 replies • 14618 views
  • Discussion

    TIP OF THE MONTH : Reporting similarity between two designs (new for v7.1!)

    Category: Logic Design

    By archive

    •

    updated over 14 years ago by MaheshSiddappa

    1 replies • 14950 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information