• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    RC -- how to report the hold viols ?

    Category: Logic Design

    By nozuey

    •

    updated over 14 years ago by bmiller

    4 replies • 5207 views
  • Discussion

    starting RTL compiler and Encounter

    Category: Logic Design

    By jun1119

    •

    updated over 14 years ago by grasshopper

    1 replies • 16585 views
  • Discussion

    RTL Compiler Error message [VLOGPT-46] [read_hdl]

    Category: Logic Design

    By naveenkumar

    •

    updated over 14 years ago by croy

    1 replies • 17216 views
  • Discussion

    problem with reading TCF - file in RC

    Category: Logic Design

    By Alex Kli

    •

    updated over 14 years ago by grasshopper

    3 replies • 3876 views
  • Discussion

    "Word too long" error while running write_vectors step in Encounter test

    Category: Logic Design

    By krishcit

    •

    updated over 14 years ago by Andy Hughes

    3 replies • 2235 views
  • Discussion

    LEC- CUT POINTS

    Category: Logic Design

    By battunvn

    •

    updated over 14 years ago by croy

    1 replies • 4760 views
  • Discussion

    RC info message

    Category: Logic Design

    By PradyK

    •

    started over 14 years ago

    0 replies • 14364 views
  • Discussion

    RC area information

    Category: Logic Design

    By Alex Kli

    •

    started over 14 years ago

    0 replies • 14362 views
  • Discussion

    LEC - Not-mapped key points

    Category: Logic Design

    By AMit Raj

    •

    updated over 14 years ago by croy

    7 replies • 8989 views
  • Discussion

    RTL Compiler Cell Recognition Problem

    Category: Logic Design

    By eklikeroomys

    •

    updated over 14 years ago by eklikeroomys

    4 replies • 16276 views
  • Discussion

    Problems in custom design verification using LEC

    Category: Logic Design

    By sunkimi

    •

    updated over 14 years ago by croy

    3 replies • 16390 views
  • Discussion

    RTL Compiler does not make use of "non-conventional" multiple-output cells

    Category: Logic Design

    By vdbem

    •

    updated over 14 years ago by grasshopper

    3 replies • 2277 views
  • Discussion

    Instance limit for RTL compiler "L" version

    Category: Logic Design

    By Brandtechnik

    •

    updated over 14 years ago by Brandtechnik

    3 replies • 3790 views
  • Discussion

    Unmapped point (not-mapped) in (R)

    Category: Logic Design

    By artoo

    •

    updated over 14 years ago by Aruna chowdary

    2 replies • 17494 views
  • Discussion

    Redirecting a command output to a file.

    Category: Logic Design

    By nozuey

    •

    updated over 14 years ago by bmiller

    2 replies • 26888 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information