Logic Design

Latest Posts

Discussion

Problem with Simvision hanging in an endless loop

Category: Logic Design

By Rony Ross
•
updated over 15 years ago by mkapil

6 replies • 28043 views
Discussion

Recursive coding in verilog

Category: Logic Design

By gchalive
•
updated over 15 years ago by grasshopper

1 replies • 16851 views
Discussion

Getting Warning X library error detected while trying to open gui for CCD

Category: Logic Design

By rgaddh
•
updated over 16 years ago by croy

1 replies • 15504 views
Discussion

How do I count that how mant parts are in the library?

Category: Logic Design

By Jennie
•
updated over 16 years ago by Jennie

1 replies • 14961 views
Discussion

Heterogeneous and homogeneous library part issue

Category: Logic Design

By Jennie
•
updated over 16 years ago by Jennie

1 replies • 16189 views
Discussion

Increasing the Simulation Step Time for 1 ns..?

Category: Logic Design

By Sunil Kumar K
•
updated over 16 years ago by Abha

1 replies • 14967 views
Discussion

ungrouping certain hierarchies (RTLC loop issue)

Category: Logic Design

By Kamal Kundu
•
updated over 16 years ago by grasshopper

1 replies • 17274 views
Discussion

report_case_analysis in RTL Compiler

Category: Logic Design

By Kamal Kundu
•
updated over 16 years ago by grasshopper

1 replies • 15108 views
Discussion

Properties editor display format

Category: Logic Design

By Jennie
•
updated over 16 years ago by Jennie

2 replies • 15192 views
Discussion

2nd TIP OF THE MONTH : Beware Incomplete Libraries

Category: Logic Design

By archive
•
updated over 16 years ago by croy

2 replies • 14878 views
Discussion

altium sch. to allegro

Category: Logic Design

By jpacd1x
•
started over 16 years ago

0 replies • 14246 views
Discussion

RTL design

Category: Logic Design

By JLKL
•
started over 16 years ago

0 replies • 14379 views
Discussion

Square Wave oscillator output error

Category: Logic Design

By Electriconic
•
updated over 16 years ago by acnetreatment

2 replies • 15626 views
Discussion

verilog . D-latch with memory.

Category: Logic Design

By dvdeepak
•
updated over 16 years ago by dvdeepak

2 replies • 17802 views
Discussion

Complier error

Category: Logic Design

By jahanzebanwer
•
updated over 16 years ago by tpylant

1 replies • 14713 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.