Logic Design

Latest Posts

Discussion

cds_thru woes in Diva LVS and DRC

Category: Logic Design

By asd1815
•
started over 16 years ago

0 replies • 14725 views
Discussion

RTL compiler - eleborate issue.

Category: Logic Design

By sandeepsuhas
•
updated over 16 years ago by mclarke

1 replies • 3486 views
Discussion

lec nonequivalent on bi-di IO Pad

Category: Logic Design

By Arcade9999
•
started over 16 years ago

0 replies • 14766 views
Discussion

LEC between a posedge DFF and a low-pass D latch followed by a posedge D flop

Category: Logic Design

By WorldMaker
•
updated over 16 years ago by WorldMaker

1 replies • 15891 views
Discussion

memory LEC

Category: Logic Design

By WorldMaker
•
updated over 16 years ago by WorldMaker

2 replies • 15312 views
Discussion

Encounter Write_sdf generate error with Modelsim

Category: Logic Design

By rv01
•
updated over 16 years ago by TAM1

1 replies • 16989 views
Discussion

Part-table and bodies versions

Category: Logic Design

By DominiqueP
•
started over 16 years ago

0 replies • 14230 views
Discussion

Help: memory equivalence check between RTL and schematic

Category: Logic Design

By WorldMaker
•
updated over 16 years ago by archive

3 replies • 16856 views
Discussion

lec blackbox nonequivalent problem

Category: Logic Design

By Arcade9999
•
updated over 16 years ago by croy

1 replies • 17591 views
Discussion

constraint file

Category: Logic Design

By my screen
•
updated over 16 years ago by grasshopper

1 replies • 18377 views
Discussion

Ideal Diode Model?

Category: Logic Design

By romanjcg
•
updated over 16 years ago by oldmouldy

1 replies • 17304 views
Discussion

Simulation of file .JED

Category: Logic Design

By adios
•
updated over 16 years ago by adios

2 replies • 15673 views
Discussion

Constraint two path in the design to have equal propagation delay

Category: Logic Design

By diablo
•
updated over 16 years ago by Genky

3 replies • 16216 views
Discussion

Synthesize problem

Category: Logic Design

By Hava
•
updated over 16 years ago by tiasmith123

3 replies • 15872 views
Discussion

Viewing a .SCH file

Category: Logic Design

By Aule Mar
•
updated over 16 years ago by oldmouldy

1 replies • 16835 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.