Mixed-Signal Design

Latest Posts

Discussion

For ADE Assembler, is there an option to "Save simulation data" on specific nets for transient simulation?

Category: Mixed-Signal Design

By UniFleSou

$usertype
•
updated over 3 years ago by UniFleSou

2 replies • 4563 views
Discussion

Priority of netlister when a verilog file is included by AMS Netlister options vs. config view

Category: Mixed-Signal Design

By Johanny Saenz

$usertype
•
updated over 3 years ago by allenmessina

2 replies • 10135 views
Discussion

Where is the location of ams simulator which to be put in its path?

Category: Mixed-Signal Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

4 replies • 10644 views
Discussion

ERROR (HED-1073) and ERROR (OSSHNL-911) when simulating vhdl + analog blocks

Category: Mixed-Signal Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 9661 views
Discussion

What is the right format of "Subcircuit file" for defining "scasubckt" cell in "analogLib" library?

Category: Mixed-Signal Design

By fireonthesee88

$usertype
•
updated over 3 years ago by FormerMember

6 replies • 5246 views
Discussion

Xcelium version for cosim

Category: Mixed-Signal Design

By paulinho

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9916 views
Discussion

How to add ELDO simulator in cadence virtuoso?

Category: Mixed-Signal Design

By sateesh20

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10103 views
Discussion

Processing ADC digital output

Category: Mixed-Signal Design

By threenca

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 14412 views
Discussion

How to see all the running simulation?

Category: Mixed-Signal Design

By bikram1994

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 10516 views
Discussion

DC sweep and transient at same time

Category: Mixed-Signal Design

By atulkumar245

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 13529 views
Discussion

verilogams $rdist_normal for random resistor value in a transient simulation

Category: Mixed-Signal Design

By AndyD93

$usertype
•
updated over 3 years ago by AndyD93

14 replies • 17808 views
Discussion

how to create a random seed in verilogams with $random

Category: Mixed-Signal Design

By Pedro P

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 14345 views
Discussion

Module instance name changed to hdl_xx when creating verilog netlist

Category: Mixed-Signal Design

By YB36

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 12172 views
Discussion

How to read output of a 32bit bus in a transient simulation using Spectre ?

Category: Mixed-Signal Design

By Mdad

$usertype
•
updated over 3 years ago by FormerMember

11 replies • 15668 views
Discussion

The SNR of real signals are degrading in system Verilog model compare to analog signals

Category: Mixed-Signal Design

By bikram1994

$usertype
•
updated over 3 years ago by bikram1994

3 replies • 11224 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.