Mixed-Signal Design

Latest Posts

Discussion

Switched Cap based System Noise Analysis

Category: Mixed-Signal Design

By Abhishek D
•
updated over 12 years ago by Andrew Beckett

7 replies • 21296 views
Discussion

AMS simulation using ADE. How to save internal verilog module signals.

Category: Mixed-Signal Design

By weebey
•
started over 12 years ago

0 replies • 16251 views
Discussion

Which simulator is best to use for Mixed-Signal Simulation?

Category: Mixed-Signal Design

By Kabal
•
updated over 12 years ago by Andrew Beckett

3 replies • 19613 views
Discussion

Defining a string parameter in a systemverilog model as a design variable

Category: Mixed-Signal Design

By Soner
•
updated over 12 years ago by Soner

2 replies • 21952 views
Discussion

AMS simulation with VCD input file

Category: Mixed-Signal Design

By Abhishek D
•
updated over 12 years ago by Andrew Beckett

3 replies • 21329 views
Discussion

[Help] How to convert the verilog code to circuit for ADC simulation.

Category: Mixed-Signal Design

By xxgenerall
•
updated over 12 years ago by Andrew Beckett

1 replies • 18005 views
Discussion

verilog simulation

Category: Mixed-Signal Design

By sebgimi
•
updated over 12 years ago by sebgimi

2 replies • 15722 views
Discussion

Is it possible to have different run modes for different tests in the same ade xl view?

Category: Mixed-Signal Design

By Venkyatcosmic
•
updated over 12 years ago by Andrew Beckett

1 replies • 14711 views
Discussion

printing voltages and currents after transient or dc operating point simulations

Category: Mixed-Signal Design

By kawan
•
updated over 12 years ago by Andrew Beckett

1 replies • 15526 views
Discussion

Skill function to set "Statistical Variation" in Monte Carlo Sampling

Category: Mixed-Signal Design

By hapn
•
updated over 12 years ago by hapn

4 replies • 2466 views
Discussion

An Mixed-Sim(spectreverilog) Error: Component name (cdsNet0) not declared

Category: Mixed-Signal Design

By Lynn Lou
•
updated over 12 years ago by Andrew Beckett

3 replies • 1975 views
Discussion

Error in Verilog AMS for decoding logic

Category: Mixed-Signal Design

By ksnf3000
•
updated over 12 years ago by shalem7

1 replies • 15935 views
Discussion

How to store the description or the condition of a specification of a design in ADE-XL

Category: Mixed-Signal Design

By hapn
•
updated over 12 years ago by hapn

2 replies • 15198 views
Discussion

ncelab: *F,AMSCBINER: Unexpected error encountered

Category: Mixed-Signal Design

By beevlsi
•
updated over 12 years ago by Andrew Beckett

2 replies • 2061 views
Discussion

digital gate delay in AMS design environment

Category: Mixed-Signal Design

By apple419
•
updated over 12 years ago by Andrew Beckett

1 replies • 16480 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.