• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,740 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Warning when calling dbLayerEnclose in SKILL++.

    Category: Custom IC SKILL

    By cessej

    •

    updated over 3 years ago by Andrew Beckett

    2 replies • 14590 views
  • Discussion

    changes in schematic/sim settings not getting updated.in ams

    Category: Mixed-Signal Design

    By paulinho

    •

    updated over 3 years ago by paulinho

    2 replies • 2271 views
  • Discussion

    Connectivity across different levels of hierarchy

    Category: Allegro X Capture CIS

    By DesignTech

    •

    started over 3 years ago

    0 replies • 7515 views
  • Discussion

    AMS netlister issue

    Category: Mixed-Signal Design

    By Peter321

    •

    started over 3 years ago

    0 replies • 8354 views
  • Discussion

    What exactly is the role of "model=" and element lines for the Quantus QRC setup?

    Category: Custom IC Design

    By radustoica

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 969 views
  • Discussion

    Suspending and releasing license (PVS DRC and LVS)

    Category: Custom IC Design

    By ncallens

    •

    updated over 3 years ago by ncallens

    2 replies • 8819 views
  • Discussion

    is there any documentation for dcmatch analysis?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by Andrew Beckett

    4 replies • 13034 views
  • Discussion

    Can I change x-axis unit for Viva PSRR plot from Output setup?

    Category: Custom IC Design

    By StephanWeber

    •

    updated over 3 years ago by StephanWeber

    2 replies • 9154 views
  • Discussion

    How can I use stddev calculator function multiple times on a transient plot?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by delgsy

    5 replies • 10887 views
  • Discussion

    Intelligent Cross-Platform Workflows for RF PCB Integrations

    Category: AWR Design Environment

    By SimTech

    •

    updated over 3 years ago by Ronald Tolkien

    2 replies • 8446 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information