• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How can I generate schematic of standard cell using standard cell library data given by foundry in Virtuoso?

    Category: Custom IC Design

    By ADITYA56

    •

    updated over 4 years ago by Kian Boon

    6 replies • 20476 views
  • Discussion

    pcell streamout with different cell name

    Category: Custom IC SKILL

    By qkoyote

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 10362 views
  • Discussion

    How to move specific file from one directory to another one

    Category: Custom IC SKILL

    By saurabh96

    •

    updated over 4 years ago by Andrew Beckett

    6 replies • 13478 views
  • Discussion

    Allegro 17.4 always reports new files as created in 17.2

    Category: PCB Design

    By Jason T

    •

    updated over 4 years ago by Jason T

    7 replies • 21494 views
  • Discussion

    Just some pcell info

    Category: Custom IC SKILL

    By psill00

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 9999 views
  • Discussion

    Frozen Innovus GUI while executing Tcl script to highlight and zoom to wires

    Category: Digital Implementation

    By giuseppefe

    •

    updated over 4 years ago by DimoM

    1 replies • 13068 views
  • Discussion

    how to set flight line that is just indicating the connections about the node on schematic

    Category: Custom IC Design

    By ichiro

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 14586 views
  • Discussion

    How to magnify a board on a film view

    Category: PCB Design

    By Neil mustafa

    •

    updated over 4 years ago by Neil mustafa

    4 replies • 16186 views
  • Discussion

    Text variables

    Category: PCB Design

    By GForte

    •

    updated over 4 years ago by excellon1

    5 replies • 18209 views
  • Discussion

    Verilog A ADC design

    Category: Mixed-Signal Design

    By siddafuzzy

    •

    updated over 4 years ago by FormerMember

    9 replies • 31487 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information